

Logical Qubit in a Linear Array of Semiconductor Quantum Dots

Cody Jones,^{1,*} Michael A. Fogarty,² Andrea Morello,² Mark F. Gyure,¹ Andrew S. Dzurak,² and Thaddeus D. Ladd¹

¹*HRL Laboratories, LLC, 3011 Malibu Canyon Road, Malibu, California 90265, USA*

²*Centre for Quantum Computation and Communication Technology, School of Electrical Engineering and Telecommunications, The University of New South Wales, Sydney, New South Wales 2052, Australia*



(Received 28 February 2017; revised manuscript received 29 January 2018; published 1 June 2018)

We design a logical qubit consisting of a linear array of quantum dots, we analyze error correction for this linear architecture, and we propose a sequence of experiments to demonstrate components of the logical qubit on near-term devices. To avoid the difficulty of fully controlling a two-dimensional array of dots, we adapt spin control and error correction to a one-dimensional line of silicon quantum dots. Control speed and efficiency are maintained via a scheme in which electron spin states are controlled globally using broadband microwave pulses for magnetic resonance, while two-qubit gates are provided by local electrical control of the exchange interaction between neighboring dots. Error correction with two-, three-, and four-qubit codes is adapted to a linear chain of qubits with nearest-neighbor gates. We estimate an error correction threshold of 10^{-4} . Furthermore, we describe a sequence of experiments to validate the methods on near-term devices starting from four coupled dots.

DOI: [10.1103/PhysRevX.8.021058](https://doi.org/10.1103/PhysRevX.8.021058)

Subject Areas: Quantum Information,
Semiconductor Physics

I. INTRODUCTION

Proposals for quantum-computing hardware and quantum error correction present compelling visions for quantum-information processors [1–13]. State-of-the-art experiments now involve operations on two to nine coherently controllable qubits [14–30], but an extensible logical qubit has not yet been demonstrated. This paper proposes an experimentally realizable logical qubit in quantum dots using recently demonstrated control of single-electron spins. Rather than focusing on the scaling issues for a full-scale quantum processor, we instead study in detail how a single logical qubit could work with the limitations of a quantum-dot device having nearest-neighbor gates in a linear array [31]. The proposal culminates in an “experimental path” of demonstrations that build in complexity and reach a quantum-dot logical qubit.

This logical-qubit proposal mirrors work in other quantum-information platforms. Experiments with multiple coupled qubits have demonstrated proof-of-principle computations and preliminary steps towards a logical qubit. The field of quantum-processing technology includes

photons [17,22], trapped ions [14,15,23], superconducting qubits [18,19,25,28–30], and spins in diamond [24,26], gallium arsenide [20,32–38], and silicon [27,39–47]. However, there are unique advantages to a silicon quantum processor, and the potential for high-fidelity control of long-lived spin qubits motivates this proposal. We specifically focus here on quantum dots formed in silicon metal-oxide-semiconductor (SiMOS) structures, but we also address issues relevant to an implementation of the scheme using quantum dots formed in silicon-germanium and gallium-arsenide heterostructures.

Single electron spins in isotopically enriched silicon can have coherence times much greater than a millisecond [40,43,45,48], and electrically controlled spin-spin exchange operations can be performed in tens of nanoseconds [27,32–34,36,39,45,49,50]. Electron spins can also be controlled using microwave magnetic resonance, for which high-fidelity gates have been demonstrated [40,51,52]. Quantum dots have a promising path for extensibility since they are compatible with techniques for semiconductor fabrication and integration that were developed for classical computing, though the small feature sizes pose near-term challenges. Here, we design a logical qubit in a linear array of exchange-coupled dots, which is perhaps the most accessible design for current fabrication technology.

The proposed quantum-dot logical qubit is within reach of near-term experiments, but it also has the potential for extending to multiple logical qubits. The hardware platform is a linear array of silicon quantum dots where control operations are restricted to the electrically controlled

*ncodyjones@gmail.com

Published by the American Physical Society under the terms of the Creative Commons Attribution 4.0 International license. Further distribution of this work must maintain attribution to the author(s) and the published article's title, journal citation, and DOI.

exchange interaction between neighboring dots and global magnetic-resonance pulses that target all electron spins (details in Sec. II). The simplicity of the control scheme is favorable for producing multiple-dot devices, and we show how to adapt simple error correction such as repetition codes to this hardware. This adaptation is a significant result because there are only a handful of schemes for error correction in geometries as constrained as ours. The components of the error correction scheme can be demonstrated in intermediate proof-of-concept experiments, as has been done in other qubit technologies [15,18,21,23,24,26,28–30].

We assert that a logical qubit must have four characteristics to be extensible, in addition to the DiVincenzo criteria for a quantum computer [53]. Though the requirements might seem obvious, the sequence of experiments in Sec. IV is designed to specifically demonstrate each of these capabilities in silicon quantum dots. The logical-qubit characteristics are as follows:

- (1) *Error threshold*.—The system must be able to run an error-detection procedure that is capable of yielding an encoded error rate lower than the error rates of physical components (i.e., there exists an error threshold) [54,55]. For stabilizer codes, this error detection is stabilizer measurement [56–58].
- (2) *Fault tolerance*.—Any single fault is detectable, meaning that the logical qubit must be able to detect errors on its constituent physical qubits in all single-qubit Pauli bases [59].
- (3) *Parallel measurements*.—The logical qubit must have the ability to perform error-detection measurements at multiple locations simultaneously, where an extensible system has a number of measurement apparatuses proportional to the number of physical qubits [60]. Otherwise, error detection will not keep pace with error generation as the system extends.
- (4) *Extensible encoding*.—The logical qubit must have an encoding strategy that is capable of extending to correct any number of errors [54,55,58,60–62]. For stabilizer codes, this means code distance can increase without compromising any of the preceding criteria.

The logical qubit proposed here is designed to satisfy all of these criteria.

The scope of this paper is a proposal to design and test the simplest logical qubit in a linear array of silicon quantum dots. We choose this scope because it allows us to consider important near-term challenges for error correction using quantum dots; moreover, there are several proposals that provide good coverage of large-scale silicon-qubit designs in the longer term [1,2,5,63–66]. Based on recent results in SiMOS dots [27,40,67], we design spin-control protocols and error-correction instruction sequences. The hardware instructions and error correction are co-adapted to each other, as device fabrication favors simplicity while error correction favors more control of the qubits. Finding a viable

experiment path to satisfy these competing design challenges is the central result of this paper. Our error correction schemes are simple two-, three-, and four-qubit quantum codes that have been mapped to the linear array of qubits [68–70] because alternatives like the surface code [8,71–73] and Bacon-Shor code [74–76] are not effective in a linear geometry [77–79]. Our logical qubit is supported with simulations of error correction that can be compared with other proposals [13,58,69–71,73,75,76,80–87]. Finally, we are careful to note that a purely linear architecture is not extensible to an arbitrary number of qubits, for the simple reason that a single defective qubit anywhere results in two noninteracting arrays. Our present scope is limited to a logical qubit requiring at most 20 dots, so we do not examine this matter in detail. However, to show that the proposal can scale in the future, we comment briefly in Sec. V on strategies for handling imperfect dot yield using linear segments of dots that form a 2D grid pattern.

This paper is structured to show how the capabilities of the quantum-dot hardware and the instruction scheduling for error correction are closely integrated. The control operations in Sec. II are designed to be minimal, supporting extensibility, yet sufficient for the error correction in Sec. III. The proposed quantum-dot platform limits the set of control instructions to favor simplicity in the hardware, but the error correction must adapt to this restrictive control. The building blocks of error correction in Sec. III form a natural sequence of experiments, described in Sec. IV, for culminating in a logical qubit. The information gained from each experiment is directly related to the role of the QEC building blocks in the ultimate logical qubit. This experimental path provides milestones towards a logical qubit, and the measured performance of the building blocks can be used to predict performance of a logical qubit.

II. CONTROLLING SPINS IN A LINEAR ARRAY

This section describes the hardware platform for the proposed logical qubit, with an emphasis on reducing device complexity as much as possible while still supporting error correction. Figure 1 depicts a device architecture for a line of exchange-coupled quantum dots, similar to the devices demonstrated in Refs. [27,31] and employing a microwave electron-spin resonance (ESR) antenna as in Ref. [88]. In this section, we first present the chosen methods for spin initialization, control, and measurement supported by this architecture. Second, we perform numerical simulations to estimate performance and identify areas of emphasis in characterizing and mitigating noise. Finally, we show how the sequencing of control operations, which we call “tick-tock control,” implements an instruction set that is sufficient for quantum error correction. This transition to a logical-qubit encoding is specifically adapted to this SiMOS proposal to work around limitations in the available spin-control operations.




FIG. 1. Device schematic for a linear array of quantum dots. (a) Cross-section view of the device stack, with dots forming under metal gates. (b) Top view of the device where dispersive readout is implemented through the gate electrodes [89–91]. (c) Alternative top view where readout is implemented using single-electron transistors (SETs) located near the dots [27,40]. This example has 14 dots, which corresponds to a logical-qubit demonstration described in Sec. IV.

A. Fundamental control operations

The set of spin-control operations is designed to be as simple as possible to support a logical qubit. Furthermore, all control operations needed for the logical qubit have been demonstrated in silicon quantum dots. These include ESR [40,42,48,52], electrically controllable exchange interaction between spins in neighboring dots [27,32–34,39,45,49], and electrically controllable preparation and measurement of two spins in the singlet-triplet basis using Pauli blockade [39,45,92–94].

To favor extensibility, the logical qubit implements global ESR addressing of all spins (as in an ensemble experiment) [48,64,95], instead of selective ESR addressing of single spins [40,42,52]. Single-spin addressing is, in principle, possible with narrow-band microwave pulses, but this approach becomes increasingly difficult as the number of spins in the device increases, due to “frequency crowding” [28,96]. The spin-resonance frequencies will lie within

a fixed frequency band, and with many spins, it becomes hard or impossible to implement selective control without unwanted cross talk. Addressing all spins simultaneously with broadband ESR avoids frequency crowding and the associated cross-talk errors, though this approach clearly limits what control is possible.

Global ESR is also beneficial for dynamical decoupling [97]. Dynamical decoupling is needed for two reasons in our proposal. First, the combination of an external applied magnetic field and an inevitable distribution in electron g factors leads to an inhomogeneous distribution of Zeeman energies. By applying echo pulses simultaneously to all spins, as practiced routinely in bulk magnetic resonance in inhomogeneous magnetic fields [48,98], one can coherently control many spins with broadband pulses without requiring a reference oscillator for each spin. (We note, however, that when the number of spins is low enough, the capability of selective ESR addressing of single spins is useful for testing and calibration.)

A second reason for dynamical decoupling is to correct for dynamic phases that occur during two-qubit operations in our proposal, which employ electrically gated exchange interactions in the presence of large and controllable g -factor differences. As we discuss in the next section and as has been demonstrated experimentally [27], these combined phenomena enable two-qubit controlled-phase (CZ) or controlled-NOT (CNOT) gates. As elaborated in Ref. [99] in the context of donors in silicon, these gates employ some robustness to high-frequency noise due to their use of adiabatic modulation of energy gaps, but they do incur dynamic phases during the adiabatic ramping. While such phases could be tracked, in principle, they are also subject to low-frequency noise sources, so it is preferred to refocus these phases entirely using dynamical decoupling.

The device schematic shown in Fig. 1 is configured with one gate electrode per quantum dot. The insulating oxide (such as AlO_x) between the metal gates produces a natural tunnel barrier between adjacent dots, as has been observed in experiments on SiMOS two-qubit devices [27]. The exchange coupling between adjacent qubits Q_i and Q_{i+1} is achieved by applying a differential voltage between gates G_i and G_{i+1} to “detune” the electric potentials of the two dots. It is also possible to configure devices with an additional “exchange” gate between each pair of qubit control gates (labeled G_i here), and such an approach has been used in Si/SiGe quantum-dot devices [31,45,50,100]. As we discuss later, this approach can reduce sensitivity to charge noise, but it increases device complexity.

If no exchange gate is used, then it will be necessary to adjust all gates simultaneously, via a self-consistent algorithm, to correct for the effect of cross talk between gates when an exchange operation is applied between a specific pair of qubits, or pairs of qubits. Without electrical control of the tunnel coupling, the exchange energy J between each pair of spins is controlled by detuning their relative

electrochemical potential; turning on J for one pair will require similarly shifting the electrochemical potentials of dots to the left and to the right to prevent unintended exchange with neighboring spins. A potential solution to applying exchange between any nonoverlapping spin pairs simultaneously is to set the potential at each dot to one of two values, $V^{(0)}$ and $V^{(1)}$. Starting from one end of the line of dots, assign potentials (0) or (1) such that neighboring dots have the same potential to turn off exchange and different potentials to “detune” and activate exchange. Since J is an exponential function of voltage, inhomogeneity in tunnel coupling can be handled by shifting voltages as needed only slightly from this simplistic model; thus, small detunings will still have negligible exchange, while large detunings will be designed to match the tunnel coupling of any dot pair and implement a uniform exchange operation in constant time for all dots. Similarly, we can use voltage pulses that cause small detunings to employ a Stark shift to the g factor of individual spins [27,40,101], which shifts the Zeeman energy and introduces a Z -axis rotation on the spin state. This operation will be discussed in more detail below.

In addition to global ESR for single-spin control and dynamical decoupling, as well as the exchange interactions for two-qubit gates, our fundamental control operations include singlet preparation for ancilla qubits. A spin singlet $|\mathcal{S}\rangle = (|\uparrow\downarrow\rangle - |\downarrow\uparrow\rangle)/\sqrt{2}$ is simple to prepare in a small dot since it is the two-electron ground state. When a second electron tunnels into a quantum dot from a thermal bath, a rapid equilibration generates the singlet ground state as long as the electron temperature and the electron Zeeman energy are substantially less than orbital or valley energies; temperatures around 100 mK and fields on the order of a tesla are easily sufficient for high-fidelity singlet preparation in SiMOS, where singlet-triplet splittings often exceed 1 meV [102]. This process may also be reversed for projective singlet-triplet measurement; if a double quantum dot is electrostatically biased into a regime where a two-electron state in a single dot is the ground state, the singlet will occupy this ground state, while any symmetric spin triplet will occupy an excited state across both dots due to Pauli blockade [103]. The distinguishable charge signature of the excited state enables distinguishing between the spin singlet and triplet via charge sensing. Recently, singlet preparation and measurement in the SiMOS system has been demonstrated [104,105]; see also Refs. [32,39,45,102] for more discussion. The next section examines the performance of these control operations, and Sec. II C describes how to implement all of the gates needed for error correction.

B. Experimental state of the art and simulated performance in SiMOS qubits

All of the spin-control techniques in preceding sections have been demonstrated experimentally in silicon quantum dots. To support a logical qubit, important measures of

performance for each operation are speed and fidelity, in an extensible platform. Most of the control operations have been rigorously benchmarked, and here the results are already approaching the low error rates required for a logical qubit: high-fidelity singlet preparation, measurement in the singlet-triplet basis, ESR control of individual spins, and memory lifetimes exceeding a millisecond. An exchange-based CZ gate was recently demonstrated [27], and as we discuss below, this gate could have a fidelity sufficient to support QEC for a reasonable level of charge noise. This section analyzes the recent experimental demonstrations and applies numerical simulations to predict the performance of control operations in a logical qubit.

The Hamiltonian describing qubit control in this section concerns the spins of two singly occupied dots, a and b , with spin operators \mathbf{S}_j and total z -spin projection $m = m_a + m_b$. This Hamiltonian may be written

$$H(t) = \bar{g}[V(t)]\mu_B B_0(S_a^z + S_b^z) + \Delta g[V(t)]\mu_B B_0 \frac{S_a^z - S_b^z}{2} + J[V(t)]\mathbf{S}_a \cdot \mathbf{S}_b + \Omega(t)(S_a^x + S_b^x), \quad (1)$$

where $\bar{g}[V(t)]$ is the average of and $\Delta g[V(t)]$ the difference of g factors for the two dots; these are both functions of the time-dependent applied detuning voltage $V(t)$. These g -factor differences cause differences in the Zeeman energy between dot pairs, which we notate as $\Delta E_Z = \Delta g[V(t)]\mu_B B_0$. The exchange interaction energy $J[V(t)]$ is also a function of $V(t)$. ESR-based spin manipulations are implemented via transverse microwave magnetic fields with modulated Rabi frequency $\Omega(t)/2$. Note that external field B_0 points in the \hat{z} direction, and the oscillating field $\Omega(t)$ points in the \hat{x} direction.

Concerning decoherence processes, it has long been expected, as well as observed in ensemble studies, that electron spins in isotopically enriched silicon have long coherence times [2,48,106–109]. Recent experimental demonstrations on single-spin qubits have validated this expectation. The relaxation time T_1 is greater than 1 s [101], so coherence time is limited by spin dephasing due to fluctuations in the magnetic environment. With a concentration of 800 ppm ^{29}Si , a dephasing time T_2^* as long as 120 μs has been demonstrated [40]. Recent investigations have examined the extent to which T_2^* is limited by low-frequency magnetic noise [43,51], which can be suppressed with dynamical decoupling schemes. The coherence time with decoupling has been extended to 1.2 ms with one pulse and 28 ms with multiple pulses [27,40]. A donor-bound spin in enriched silicon achieved an even longer coherence time [43], showing that there is further opportunity for improvement. Spin-control operations have been experimentally implemented in 1 μs or less [27,40], which is 4 orders of magnitude shorter than the decoupled coherence time. In the remainder of this section, we will not include these sources of dephasing; rather, we focus on

control errors, as these are likely to dominate performance in silicon logical qubits.

Preparation and readout in the singlet-triplet basis utilizes spin-to-charge conversion via Pauli blockade [5]. The method has recently been demonstrated in both enriched Si/SiGe devices [45] and SiMOS devices [105] with a readout visibility of 98%, where loss of visibility includes both preparation and measurement errors. These experiments were performed at low magnetic field. At higher magnetic fields, two effects alter the use of Pauli blockade for initialization. First, at substantial magnetic fields, the g -factor variations lead to substantial differences in the Zeeman energy, ΔE_Z , between a dot pair. Considering Eq. (1), as one ramps from the spin-singlet ground state $(|\uparrow\downarrow\rangle - |\downarrow\uparrow\rangle)/\sqrt{2}$ at high J to a lower value of J , eventually one reaches a regime where $\Delta E_Z > J$, at which point singlet and $m = 0$ triplet states begin to coherently mix. If intending a fully singlet initialization, one must either ramp quickly enough to avoid this mixing, refocus this mixing with a calibrated pulse sequence, or choose to instead prepare the $|\uparrow\downarrow\rangle$ state by adiabatic ramp down in J as in Refs. [32,39]. The latter choice is likely the most robust and was recently considered for a large-scale architecture in Ref. [65]. An increased magnetic field may also reduce singlet (or $|\uparrow\downarrow\rangle$) fidelity when the energy splitting between the $m = 0$ states and the excited $m = 1$ state (i.e., $|T_{-}\rangle = |\downarrow\downarrow\rangle$) decreases with the B field. As outlined below, the operation of the SiMOS device at higher field strengths (up to 1.5 T) is beneficial for faster CZ operation times. The large valley splitting in the SiMOS devices, measured to be 0.3–0.8 meV [101] and substantially larger than observed values in Si/SiGe devices [45], permits the use of higher fields before degradation of the Pauli blockade process. For example, with valley splittings this large, fields of order 1.5 T, and electron temperature around 100 mK, the probability of initializing into a thermal excited state is less than 10^{-6} in principle. In practice, initialization and readout fidelity are limited by noise in control and readout electronics.

Preparation time depends on two steps: (1) loading two electrons into the singlet ground state of a single dot, and (2) moving one of the electrons to a second unoccupied dot. The first step is limited by tunnel coupling to the bath and the energy gap to excited states, as mentioned above. The second step needs to be adiabatic with respect to excited states for singlet preparation or adiabatic with respect to ΔE_Z for the flip-flop ancilla (if $\Delta E_Z/\hbar = 10$ MHz, then 1 μ s traversal should satisfy adiabaticity, similar to the analysis of the CZ gate in Fig. 4). Preparation times in recent experiments were of order microseconds or tens of microseconds, which is comparable to the speed of other operations like ESR control [45,50,105].

Controlled-phase entangling gates based on exchange have been analyzed and experimentally demonstrated extensively in the literature [27,110,111]. The example




FIG. 2. Randomly generated sample of spread in g factors for a linear chain of 20 quantum dots. The underlying distribution of g factors is based on the measured variance in g factors observed in devices like the one in Ref. [27]. Each data point shows the range of g -factor tuning possible with Stark shifting [27,40,101], corresponding to 10 MHz at $B = 1.5$ T. Dots 5 and 6 are colored red to indicate that they have small Δg splitting and require the g factors for those dots to be tuned apart for the CZ gate, as described in the text.

realized in SiMOS [27] is performed via an adiabatic pulse on the electrostatic detuning towards the (0,2) charge-state anticrossing. If $J(V)$ is the dominant term of this Hamiltonian, the exchange operation would implement SWAP rotations. However, the combination of a nonzero B field and a g -factor difference $\Delta g(V) = g_a(V) - g_b(V)$ splits the energy levels of the spin states $|\uparrow_a\downarrow_b\rangle$ and $|\downarrow_a\uparrow_b\rangle$, and the nonlinearity in the eigenvalue spectrum near the avoided crossing introduced by $J(V)$ allows a controllable phase shift, which has produced controlled-Z and CNOT two-qubit gates between SiMOS quantum dots [27].

As the duration and fidelity of the CZ gate depends in part on g -factor differences between dots, it is important to characterize what values of Δg are achievable. Disorder perturbations at the Si/SiO₂ interface lead to a stochastic and bias-dependent variation in g factors. Figure 2 illustrates a randomly generated distribution of electron g factors for a linear chain of 20 qubits, as well as the g -factor tuning range, based on statistics from measurements on SiMOS devices [27]. When two neighboring dots have small Δg at zero electrostatic detuning, the difference can be increased with Stark shifting by choosing whether to detune the dots towards the (2,0) or (0,2) charge configuration [27,40,101], noting that this would yield a favorable configuration for detuning potentials (0) and (1) along the chain as discussed in the previous section. In a recent experiment, the minimum energy splitting at $B_0 = 1.4$ T was $\Delta E_Z = \Delta g \mu_B B_0 = 20$ MHz $\times h$, with 10 MHz tunability in each electron spin [27].

From preliminary estimates, simple square pulsing of the CZ operation with observed values of ΔE_Z can achieve a

two-qubit gate fidelity above 99%, but substantially higher fidelity is accessible through pulse shaping. In particular, adiabatic pulsing [99] has several advantages, principle among them being a resilience to some noise processes. In the adiabatic limit, pulsing into the avoided crossing and back realizes a combination of Zeeman phase shifts and a nonlinear phase shift due to $J(V)$. The nonlinear phase shift is given entirely by the time integral of $J(V)$, which we notate here as $\xi = \int J[V(t)]dt/\hbar$. The integral is over a sufficient time to fully capture a voltage pulse $V(t)$, which brings $J(V)$ to and from a negligibly small value. The total adiabatic unitary evolution for the two spins is then given by

$$U(\xi) = \exp \left\{ -i\xi S_a^z S_b^z - i \int \left[\omega_0[V(t)] + \frac{1}{2}\Omega[V(t)] \right] dt S_a^z - i \int \left[\omega_0[V(t)] - \frac{1}{2}\Omega[V(t)] \right] dt S_b^z \right\}, \quad (2)$$

where $\hbar\omega_0(V) = \bar{g}\mu_B B^z$ and

$$\hbar\Omega(V) = \sqrt{\Delta E_Z^2(V) + J^2(V)}. \quad (3)$$

In practice, the adiabatic limit is maintained by assuring that the frequency bandwidth of a $J[V(t)]$ pulse lies well beneath the minimum value of $\Delta E_Z[V(t)]/\hbar$. If the total nonlinear phase shift satisfies $\xi = \pi$, one achieves a maximally entangled CZ gate in addition to local single-spin phase shifts. These single-spin phase shifts are substantial, however, and subject to magnetic and charge noise, the latter due to the electric-field dependence of g_j . Rather than attempting to compensate for these phases and accept errors due to low-frequency magnetic or charge noise, we instead employ an approach where we decouple these phases, as in Ref. [99] and illustrated in Fig. 3. Denote by X_j a π pulse for spin j , and break our $J(V)$ pulse into two halves, each satisfying $\xi = \pi/2$. Then, under perfectly adiabatic conditions,

$$U(\pi/2)X_1X_2U(\pi/2) = e^{-i\pi/2}S_1S_2U_{CZ}X_1X_2, \quad (4)$$

where U_{CZ} is a controlled-phase gate and $S_j = \sqrt{Z}_j$ is a single-qubit S gate. It is important that the S gates are corrected by selective Stark shift of the two spins to implement a CZ operation. No extraneous magnetic phases need to be tracked in this decoupled CZ gate.

Two sources of error are expected to limit the fidelity of this CZ gate, and these are considered in simulations indicated by Fig. 4. These simulations use a standard detuning model for $J(V)$ and a linear model for $\Delta g(V)$, both informed by Ref. [27] and indicated in Fig. 4(a). In the $J(V)$ model, the tunnel coupling t_c between dots is assumed to decrease for very small V , but it saturates to a constant at large detuning V , where $J(V) \sim t_c^2/(V_0 - V)$ [39]. The chosen value and bias dependence of $\Delta g(V)$ for




FIG. 3. Quantum circuit illustration of the dynamical decoupling scheme for the adiabatic controlled-phase gate; the controlled- \sqrt{Z} pulses on two qubits in two dots are implemented via adiabatic pulsing of exchange. The resulting operation includes single-qubit Z rotations; these are decoupled by the intervening single-qubit π pulses about X , which may be implemented via a global ESR pulse.

this simulation are typical values from measurements of devices similar to the one in Ref. [27]. Simulations use two Gaussian voltage pulses that satisfy $\xi = \pi/2$, interspersed with ideal single-spin π pulses as in Fig. 3. The simulation integrates the evolution due to these Gaussian pulses from $-5\sigma_t$ to $5\sigma_t$, where σ_t is the root-mean-square temporal pulse width.

As indicated in Fig. 4(b), Gaussian pulses in $V(t)$ lead to sharply peaked pulses in $J[V(t)]$ for short σ_t and to smoother, broader pulses for long σ_t . These shapes are especially critical for the influence of charge noise, which is introduced as a randomly sampled noisy voltage $\delta V(t)$. Ensembles of $\delta V(t)$ functions are filtered from Gaussian white noise to produce the noise spectral density $S_V(f) = A^2/f$, including a low-frequency cutoff corresponding to a 1-hour calibration timescale. This $1/f$ voltage noise mimics the expected influence of electric field noise from a variety of possible sources in a real device by modeling it as a single noisy voltage. A clear noise enhancement at the peak value of $J[V(t)]$ is visible in Fig. 4(b), especially for the shorter pulse (lighter blue line); this is because the noise insensitivity $I = J/|dJ/dV|$ rapidly decreases at high J for the detuning mode of operation [50]. The result of integrating the Schrödinger equation for these chosen pulse shapes is shown in Fig. 4(c), in which infidelity is given by the normalized trace distance between the simulated, imperfect unitary and the ideal unitary of Eq. (4) under perfect adiabatic and noise-free conditions. Figure 4(c) uses the particular gate-referred charge noise amplitude $A = 5 \mu\text{V}$, a value comparable but somewhat improved relative to observed charge noise either deduced from CZ oscillation decay in Ref. [27] or measured in similar MOS devices in Ref. [112].

The red curve of Fig. 4(c) shows the infidelity due to nonadiabatic behavior, which dominates at short pulse widths σ_t but then falls rapidly with increasing σ_t . The cyan curve indicates infidelity due to randomly sampled $1/f$ charge noise. This contribution to gate error may be decomposed into two sources. In the long-pulse limit, the limiting noise comes from charge-noise-induced fluctuations in the g factor since this error increases with pulse length




FIG. 4. Implementing a controlled-phase gate using exchange and g -factor differences. (a) The modeled functions of g -factor difference $\Delta g(V)$ exchange rate $J(V)$ versus detuning voltage, employing typical parameters, similar to those demonstrated in Ref. [27]. (b) Pulse shapes for $\Delta g[V(t)]$ and $J[V(t)]$, plotted on the same scale as panel (a), for a Gaussian detuning voltage pulse $V(t) \propto \exp(-t^2/2\sigma_t^2)$ for two different values of σ_t , including added voltage noise $\delta V(t)$ with spectral noise density $S_V(t) = A^2/f$. These sample traces use a rather high value of $A \sim 30 \mu\text{V}$ to allow the noise to be visible on this scale. (c) Simulated infidelity of the adiabatic CZ gate. The red line results from simulating with no charge noise but examining infidelity due to nonadiabatic behavior. The cyan line considers strictly adiabatic evolution but adds charge noise by Monte Carlo integration using sampled voltage noise as in (a), in this example, with $A = 5 \mu\text{V}$. The charge-noise-induced infidelity (cyan line) decreases due to exchange noise, for which the primary trend indicated by the blue line follows $10(A/I_{\text{peak}})^2$, where $I_{\text{peak}} = J/|dJ/dV|$ is the insensitivity [50] at peak J . For longer pulses the charge-noise-induced infidelity increases due to noise on the g factor; the green trend plot is $\int |\Delta g[V(t)]|^2 dt / (500 \text{ Grad/sec})$. The thick gray line is the total infidelity, estimated as the sum of the diabaticity (red) and charge-noise (cyan) contributions.

following a trend proportional to $\int |\Delta g[V(t)]|^2 dt$, as indicated by the green line in Fig. 4(c). At the minimum of infidelity relative to root-mean-square pulse width σ_t , the dominant noise source is an imperfect nonlinear phase from the integral over a noisy $J[V(t)]$, which is dominated by

charge noise at the peak of the exchange pulse. This noise source is therefore proportional to $(A/I_{\text{peak}})^2$, where I_{peak} is the insensitivity at the peak of the exchange pulse. This contribution decreases for longer pulses which have a lower peak value of J , as indicated by the blue line. This error source could be reduced with symmetric exchange pulsing if an additional gate were available to modulate the tunnel barrier between dots [36,50]. There are important trade-offs to consider between the additional electrostatic tunability offered by exchange gates and the increased device complexity from doubling the number of gates, but we defer this matter to other investigations in the literature [27,36,50,113,114]. The minimum total infidelity occurs around $\sigma_t \approx 300 \text{ ns}$ for these parameters, at which, over a broad range of A , the minimum infidelity scales as A^2 . Of course, the pulse width providing this minimum varies approximately linearly with the constant and voltage-dependent g -factor differences, which vary from dot pair to dot pair, but the dependence on these parameters of the minimum fidelity reached at the optimum pulse length is sublinear, allowing a substantial range of g -factor variation with infidelity comparable to the simulation shown in Fig. 4.

Our simulation of CZ infidelity has not included imperfections in single-qubit operations, namely, the decoupling π pulses and the Hadamard rotations. However, existing experimental implementations of cryogenic ESR give strong encouragement that these pulses can be achieved with high fidelity. Through the use of an on-chip transmission line [88], ESR control of single electron spins in SiMOS devices has been demonstrated with benchmarked control fidelity of as high as 99.6% [40,51]; another experiment with a micromagnet in Si/SiGe dots realized 99% fidelity [52]. However, as the number of electron spins in the device increases, frequency crowding becomes a notable issue, so the global ESR scheme introduced in the previous section would have all spins controlled simultaneously by a common ESR transmission line. High-fidelity control of spin ensembles has been demonstrated in magnetic resonance [98], where composite pulse sequences such as BroadBand 1 (BB1), compensation for off-resonance with a pulse sequence (CORPSE), and combinations thereof are used to correct for systematic over-rotation or under-rotation errors in broad inhomogeneous distributions [115–119]. In practice, the highest fidelity broadband pulsing scheme will likely use numerically calibrated pulses designed for the particular g -factor distribution of a given device, using numerically efficient methods such as gradient ascent pulse engineering (GRAPE) [120].

The ability to electrically Stark-shift the electron g factor provides another resource for maintaining high-fidelity control using only global ESR pulses [27,101]. If a voltage pulse is applied to a single dot j before a global (ESR) decoupling gate, but not after, then the Stark shift will introduce a Z_j -axis rotation. The duration of such a pulse

could be estimated as follows. A recent experiment demonstrated a Stark shift of 19 MHz/V [27,40,101]. The pulse cannot be too large in magnitude, or it would also introduce unintended exchange with neighboring dots; the strategy is to exploit the fact that the Stark shift is approximately linear in voltage, whereas exchange is exponential. For example, a 10-mV pulse would cause a rotation rate of about 200 kHz, enabling a $\pi/2$ S gate in 1.25 μ s, while 10-mV detuning is outside the left margin of Fig. 4(a), where exchange is small. If additional metal gates are introduced between dots to modulate tunnel coupling, this could further suppress unwanted exchange.

We finally note that several optimizations of the CZ gate discussed here are available and may be analyzed in future work. The Gaussian pulse shape for $V(t)$ chosen in our analysis was not an optimized choice; shaped pulse sequences for exchange [121] and adiabatic CZ [122,123] gates have been employed in other contexts, and they allow for some optimization of fidelity. Furthermore, the simple single-pulse dynamical decoupling routine we have employed could be extended to multipulse sequences to further suppress g -factor noise, which ultimately limits fidelity for very long pulses. Optimization of dynamical decoupling, especially in conjunction with the identification of bias regions of high insensitivity, can lead to drastic improvements in fidelity in the presence of charge noise [99].

C. Tick-tock protocol

All of the necessary gates for a logical qubit can be produced by deliberate sequencing of the following spin-control operations: preparation of the spin singlet, global ESR, and the exchange-driven CZ gate. We call our scheme for controlling quantum-dot spin qubits “tick-tock” control because control pulses are sequenced into two alternating time intervals, called simply tick and tock. The transitions between tick and tock are defined by applying global Hadamard gates using ESR [48,64,95]. The Hadamard gates must be timed in relation to the dynamical decoupling pulses that refocus the different phases that accrue due to inhomogeneous g factors; the Hadamard gates occur at the refocus time, so they are truly global for all spins. Consequently, there is a decoupling pulse in the middle of each tick or tock interval. Exchange-driven CZ gates are selectively implemented within tick or tock intervals [27], employing the decoupled-CZ protocol illustrated in Fig. 3. Finally, two-spin singlets are prepared, coupled to data by CZ gates, and measured in the singlet-triplet basis, as explained below.

The tick-tock protocol can implement any CNOT between neighboring spins by appropriate timing of the exchange pulse. The Hadamard gates that transition between tick and tock intervals transform each CZ gate [27] into a CNOT gate, using the feature of the Hadamard gate that it interchanges X and Z operators [64]. Figure 5 shows a circuit diagram [62] that illustrates how any CNOT between neighboring




FIG. 5. Example of using tick-tock control to apply CNOTs to four spins, labeled Q1–Q4. (a) Original control sequence consisting of global Hadamard gates that demarcate transitions between tick and tock intervals, as well as selectively addressed CZ gates within a tick or tock interval. (b) Equivalent circuit diagram where two Hadamard gates and a CZ are merged to form a CNOT, with grouping shown by dashed boxes. The convention is that CNOT will have its control on an odd qubit in tick intervals (Op1, Op2, and Op5) and on an even qubit in tock intervals (Op3). When there is no intervening CZ gate, Hadamards pair to identity (Op4 and Op6). As explained in the text, the unmatched Hadamard gates at the beginning and end of computation are not a concern.

qubits can be implemented by selectively performing a CZ gate in the appropriate tick or tock interval and merging with neighboring Hadamard gates. Unlike CZ, CNOT is not a symmetric gate, so the orientation depends on which qubits participate in the gate and whether it occurs in a tick or tock interval. The convention here is that the control qubit is odd numbered in a tick interval and even numbered in a tock interval. The unmatched Hadamard gates in Fig. 5(b), which only occur at the beginning or end of the experiment, can be ignored since the single-spin data qubits are in an arbitrary state at the beginning and end of the computation. As explained below, the data spins are initialized using the aid of two-spin ancillas for measurement, after the tick-tock protocol has started.

There are two types of qubits in tick-tock control. Data qubits that hold logical information will be single spins, and measurement uses two-spin “ancilla” qubits that span either the singlet-triplet or “flip-flop” ($|\uparrow\downarrow\rangle/|\downarrow\uparrow\rangle$) basis. Within tick-tock control, this ancilla has the additional feature that it can be used in a “measurement gadget” to




FIG. 6. Measurement gadgets using singlet preparation and measurement in the singlet-triplet basis, as follows: (a) X -basis measurement, (b) Z -basis measurement, (c) parity measurement of $X \otimes X$ on two data spins, and (d) parity measurement of $Z \otimes Z$ on two data spins. The gadget extends to measuring a X or Z operator of any size by adding CNOT gates.

projectively measure a data spin in either the X or Z basis, determined by timing of exchange pulses. Throughout this section, we refer to the ancilla as being in the singlet-triplet basis, although as noted in the previous section, higher initialization fidelity may lead to preferring the flip-flop basis, $|\uparrow\downarrow\rangle/|\downarrow\uparrow\rangle$, which is initialized adiabatically. An adiabatic initialization procedure can be adapted to the tick-tock protocol by performing the traversal in a tick interval when the CZ coupling gates are performed in a tock interval, or vice versa. For either basis, when combined with the CNOTs from tick-tock control, we can use this ancilla to make all of the measurements required for error correction.

The measurement gadget is a tool for measuring data spins in the X or Z basis. In addition to measuring a single data spin, the gadget can be extended to projectively measure a multiqubit X - or Z -basis operator, such as $X \otimes X$ or $Z \otimes Z$. Herein, we only consider measuring operators that are purely X or Z type, as this is sufficient for an encoding family known as Calderbank-Shor-Steane (CSS) error correction [62,124,125]. The measurement gadget works by applying a CNOT to one of the ancilla spins (either works because of symmetry) and a data spin. To measure in the X basis, we use timing in the tick-tock protocol to put the control qubit of the CNOT on the ancilla spin [Fig. 6(a)]. Using subscript “ d ” for data and “ a ” for ancilla, the CNOT transformation is

$$(\alpha|+\rangle_d + \beta|-\rangle_d) \otimes |S\rangle_a \xrightarrow{\text{CNOT}} \alpha|+\rangle_d \otimes |S\rangle_a + \beta|-\rangle_d \otimes Z|S\rangle_a, \quad (5)$$

where $|S\rangle = (|01\rangle - |10\rangle)/\sqrt{2}$ is a singlet, $Z|S\rangle = (|01\rangle + |10\rangle)/\sqrt{2}$ is one of the triplets (apply Pauli Z to either one of the spins in the singlet), and $|+\rangle$ and $|-\rangle$ are the eigenstates of X . Likewise, to measure in the Z basis,

we put the target qubit on the ancilla spin [Fig. 6(b)]. In this case, the CNOT transformation is

$$(\alpha|0\rangle_d + \beta|1\rangle_d) \otimes |S\rangle_a \xrightarrow{\text{CNOT}} \alpha|0\rangle_d \otimes |S\rangle_a + \beta|1\rangle_d \otimes X|S\rangle_a, \quad (6)$$

where $X|S\rangle = (|00\rangle - |11\rangle)/\sqrt{2}$ is another triplet (apply Pauli X to either one of the spins in the singlet). In other words, the singlet is converted to a triplet if the data spin is $|1\rangle$, the -1 eigenstate of Z . For Eqs. (5) and (6), measuring the ancilla as a singlet or a triplet performs a projective measurement in the X or Z basis (respectively) on the data spin. Note that the same protocol can work with the flip-flop qubit if one were to adiabatically prepare $|\uparrow\downarrow\rangle$. In this case, the preparation must be done in the tick or tock interval before the CNOT gate. For example, the analogue of Eq. (6) for the $|\uparrow\downarrow\rangle$ ancilla is

$$(\alpha|0\rangle_d + \beta|1\rangle_d) \otimes |\uparrow\downarrow\rangle_a \xrightarrow{\text{CNOT}} \alpha|0\rangle_d \otimes |\uparrow\downarrow\rangle_a + \beta|1\rangle_d \otimes |\downarrow\downarrow\rangle_a. \quad (7)$$

Measurement is performed by reversing the adiabatic ramp of preparation, and a state $|\downarrow\downarrow\rangle$ will be blockaded since it maps to a triplet, allowing detection by charge sensing as before with the singlet-triplet ancilla [105].

The gadget expands to projectively measure any multi-qubit X or Z operators by applying a CNOT with orientation specified above between the ancilla and each data spin covered by the operator. For example, when measuring $Z \otimes Z$ on two data spins, the ancilla will flip between $|S\rangle$ and $X|S\rangle$ for each data spin in the $|1\rangle$ state, and likewise between $|S\rangle$ and $Z|S\rangle$ for the X -basis measurement. Measurement of a two-qubit operator $X \otimes X$ [Fig. 6(c)] or $Z \otimes Z$ [Fig. 6(d)] is the fundamental operation in “parity-measurement” experiments that have been demonstrated in other qubit technologies [15,18,21,23,24,26,28–30]. Figure 7 shows how to implement the parity-measurement gadget in a device with four quantum dots. This parity-measurement gadget is the first demonstration in the experimental path described in Sec. IV. Moreover, all of the experiments use the parity measurement gadget as a subroutine in codes for a logical qubit, so they are extensions of the procedure depicted in Fig. 7.

In addition to measuring parity, the measurement gadget can also be used to initialize data spins. The data spins are loaded into dots in an arbitrary mixed state. Then, the tick-tock protocol of periodic Hadamard gates is initiated, and measurement gadgets are used to prepare each data spin in either the X or Z basis as needed for the computation. An extensible logical qubit will require readout apparatuses that are regularly spaced in the array of dots, so this initialization procedure can be performed in constant time. An alternative initialization technique is to prepare two data spins as a singlet, which is a valid encoded state for some error-correcting codes. Alternatively, if adiabatic preparation of flip-flop states is employed, one can directly prepare




FIG. 7. Device schematic and control sequence for the parity-measurement experiment. These diagrams show how an error-correction control sequence is mapped from circuits to operations on quantum dots. (a) Four exchange-coupled silicon dots with reservoir. (b) Parity measurement circuit using a singlet ancilla and measurement. The two-qubit gates are standard-LNN instructions, described in Sec. III. This representation is convenient because it is compact, but an experiment must unpack each instruction into a sequence of ESR and exchange operations. (c) Tick-tock control sequence showing how the two-qubit gates in panel (b) are decomposed into CZ entangling gates between the global Hadamards implemented by ESR. SWAP is decomposed into three CNOTs, and the CNOT-followed-by-SWAP gate is two CNOTs, using a circuit identity [62]. (d) Sequence of electrostatic voltage biasing to implement the exchange-based CZ gates, with step numbers corresponding to panel (c) and dots labeled Q1–Q4 as in the other panels. Composite gates such as those shown in steps 3–5 of panel (c) may require multiple exchange pulses, so what is depicted in panel (d) shows which spins are undergoing exchange.

qubits in the X or Z basis by performing the preparation in tick or tock intervals.

The final operation needed for universality is magic-state injection. We leave the details of magic-state distillation for future work, as the complexity required is well beyond the scope of the size of qubit arrays we consider here. Nonetheless, some discussion of whether sufficient qubit-level control universality exists in our tick-tock protocol is worthwhile. The preparation of a single spin in a magic state may be accomplished via the preparation of a $|+\rangle$ state and a $|\uparrow\rangle$ state, which may employ the X - and Z -measurement gadgets as discussed above with appropriate feedback. Alternatively, adiabatically sweeping an initialized singlet into a $|\uparrow\downarrow\rangle$ state as discussed in Sec. II B allows the preparation of a particular spin state for one of the spins, which may be timed into the appropriate tick or tock interval. Finally, a voltage pulse can selectively apply a Stark-shift phase gate to this spin for $\pi/4$ rotation about the Z axis. This routine prepares the magic state for a T gate, which can be distilled with other available gates, as studied in the literature [63,71,126].

III. LOGICAL QUBIT IN ONE DIMENSION

Implementing a logical qubit requires detailed instruction sequences to perform encoding, decoding, and logical

gates that incorporate error detection. The tick-tock scheme in Sec. II places significant constraints on which gates are available, though it is still sufficient to implement error correction. In short, the main challenge for the proposed logical qubit is that any encoding scheme requires two-qubit gates between qubits that cannot all be local in a linear arrangement. The nonlocal interactions must be mediated by SWAP gates, and we discuss the significant prior work in this area below. This section describes the instruction sequences for two- and three-qubit repetition codes, as well as a four-qubit error detection code. By convention, the codes are identified by the number of data qubits, though ancillas for error detection are also required. These codes are all closely related to the error-correction proposal by Shor [59], and they appear to be the simplest codes that can be implemented in a linear array. The codes also provide a sequence of experiments that demonstrate the essential features of a logical qubit, which are described in Sec. IV.

We briefly describe the notation used in this section. The Pauli operators will be denoted as X or Z , and for multi-qubit operators, the tensor product will be implicit, such as XX . When needed, subscripts will index which qubit a Pauli operator acts on, and missing subscripts implicitly mean the identity; for example, X_1X_3 is a tensor product with an identity operator on the second qubit and any others

in the system. The $+1$ eigenstate of the X operator is denoted $|+\rangle = (|0\rangle + |1\rangle)/\sqrt{2}$. Encoded operators and states for a quantum code are denoted with a bar, such as \bar{X} or $\bar{0}$. Diagrams in this section use the quantum-circuit representation for its compactness, and these diagrams can be expanded to implement the tick-tock protocol as shown previously in Fig. 7. The “weight” of a Pauli operator is the number of nonidentity terms in its tensor-product expansion into single-qubit Pauli operators [62]; for example, $\text{weight}(X_1 X_3) = 2$.

A. Background on error correction in constrained geometries

For many qubit technologies, including quantum dots, long-range coupling is challenging. Several investigations into quantum error correction attempted to address this problem by studying codes that require only local interactions for qubits on a lattice in a finite number of dimensions. The toric code introduced by Kitaev [127] was specifically designed to have local stabilizer measurements in two dimensions (albeit the surface of a torus). The surface code and cluster-state computation emerged as variants of the toric code, preserving the important local-stabilizer feature while introducing boundaries for planar embedding or otherwise modifying the code to suit a particular architecture [8,63,71,72,83,128,129]. Another code family with similar properties are the color codes [87,130–137], which also have local stabilizers. Surface and color codes are prominent examples of topological codes, which are codes that have local stabilizers and increase code distance by extending the size of the code [79]. A code with similar properties is the Bacon-Shor code [74,75], which is a subsystem code with local “gauge” operators in two dimensions. However, it is not topological because its stabilizers are not local.

Topological codes are not suitable for a linear nearest-neighbor (LNN) architecture because they cannot have a threshold in one dimension [77–79]. Nevertheless, these codes provide instructive lessons. Many topological codes have good thresholds [71,73,83–85,87,138], and this seems to result from the local stabilizers [73,87]. Specifically, local stabilizers can be measured with short sequences of gates, limiting the potential for error propagation. Although the codes in this proposal are not topological, the stabilizer-measurement circuits are similarly compact; they use one- or two-qubit ancillas for low-weight measurements, as in surface codes [8,71,83,85,128,129,139] and Bacon-Shor codes [74–76].

As we stated in the Introduction, a logical qubit must have the ability to increase code distance. The main alternative to topological codes is code concatenation, where codes are nested inside of codes [62], which is the approach taken in this proposal. There have been encouraging results in thresholds with concatenation [6,55,76,140], as well as investigations into two-dimensional and LNN architectures

[68–70,75,81,82,138,141]. Knill demonstrated that small quantum codes (such as the four-qubit code studied here) can be effective when concatenated [6]. Although the thresholds calculated in that proposal are very high (3% or greater), the model for qubits assumes arbitrary connectivity that cannot be realized with only nearest-neighbor interactions. Subsequently, Stephens and Evans developed an implementation of the subsystem four-qubit code in a LNN geometry [70]. Our four-qubit encoding adapts these methods to the operations that are available when using tick-tock control. We also apply the same SWAP patterns [68,70,81] and syndrome measurement to construct two- and three-qubit repetition codes as intermediate demonstrations towards a logical qubit.

B. Linear nearest-neighbor error correction: Instruction set and design rules

Many quantum codes do not adapt well to a linear geometry; for example, topological codes cannot have a threshold in one dimension [77–79]. Fortunately, past work has established methods for error correction in a linear or bilinear array of qubits by concatenating small codes [68–70,81,142], and we apply these methods to our logical-qubit proposal. Our adaptation makes some adjustments for the quantum-dot system we envision, and in the next section, we introduce the tile formalism, which is a conceptual tool to aid the design and analysis of concatenated codes. The tile formalism is a strategy for building a logical qubit using nearest-neighbor gates in a linear array of qubits, and it is based on a set of design rules that prevent some of the pathological errors that can occur in LNN circuits.

We restrict the instructions used for error correction to a small set, which we call the standard set for a LNN architecture, or “standard-LNN,” shown in Fig. 8. This set of instructions is closely related to CSS codes [124,125], as standard-LNN instructions are sufficient to encode, decode, and detect errors for any CSS code [62,76]. Moreover, any standard-LNN encoded gate can be constructed solely from standard-LNN instructions, making this set a natural choice when using code concatenation. The standard-LNN set consists of free, idle, preparation and measurement in both X and Z bases, all combinations of CNOT on two qubits (including SWAP and CNOT followed by SWAP), and magic-state injection. The instruction “free” is used to designate a qubit that does not hold data during that instruction cycle; by construction, it always follows measurement. In contrast, “idle” applies to a qubit that does hold data but is not changed in that instruction cycle. We include the magic-state injection instruction since it is needed for universality [6,126]. We note that magic-state distillation protocols based on CSS codes can be implemented by the standard-LNN set [63,126], and we provide a rough estimate of the complexity of such a protocol in Sec. V. Notably absent from this set are other Clifford gates, such as Hadamard and




FIG. 8. Standard-LNN instructions and their circuit-diagram symbols. All of the instructions are available at the hardware level using tick-tock control, and they are native encoded operations for all CSS codes, including the codes in this proposal (note that magic-state preparation is not fault tolerant and is a subroutine for distillation using other standard-LNN instructions [126]). The five two-qubit gates are all combinations of CNOT gates [62]. The instruction “free” differs from “idle” in that a free qubit (temporarily) has an undefined state and carries no information, whereas an idle qubit carries information. At the hardware level, the distinction may only be a labeling, but the instructions will have different encoded representations after code concatenation.

the $S = \sqrt{Z}$ phase gate. However, they are not transversal in all CSS codes, nor are they needed for our encoding schemes.

The Hadamard gate is frequently included in instruction sets, so we comment briefly on how an instruction set that lacks a Hadamard gate can still effectively implement quantum logic. There are two common uses for a Hadamard gate for which alternative constructions with the standard-LNN are equally efficient (or more so). The first is to interchange X and Z bases after preparation or before measurement, such as in syndrome measurement circuits [62]. Since preparation and measurement in both bases are in the standard-LNN set, this case is already handled. The second common application of the Hadamard gate is in H/T sequences for approximating arbitrary single-qubit gates [143–146]. The Hadamard gates can be removed by merging two consecutive Hadamard gates and the intervening Z -axis rotation, and then replacing the composite gate sequence with an X -axis rotation: $H e^{-i\theta Z} H = e^{-i\theta X}$. For example, $\theta = \pi/8$ for the T gate. The X -axis rotation can be generated by a magic state having a distillation protocol that is complementary to that for the Z -rotation magic state by converting Z stabilizers to X and vice versa; this is equivalent to applying a transversal Hadamard gate to the original code, which is another CSS code that can be implemented using standard-LNN

instructions. A single remaining Hadamard gate at the beginning or end of the sequence can be implemented with magic states [71].

To make our analysis of error correction tractable, we adopt the following circuit design rules that will restrict the possible error events that can occur:

- (1) Use only standard-LNN instructions at level $L - 1$ to encode all standard-LNN instructions at level L , beginning with tick-tock control at level 0.
- (2) Never perform a two-qubit gate, including SWAP, between two data qubits in the same code block. Allowable pairs for two-qubit gates are data qubit and ancilla, two data qubits from different blocks, and, in some cases, two qubits in the process of encoding or decoding a block (examples are discussed in the next section).
- (3) For codes with weight-two stabilizers, use a single ancilla qubit to measure stabilizers, such that a single failure causes at most one data error.

We have already motivated the first rule by noting that the standard-LNN set is directly related to concatenation of CSS codes. The second rule prevents a single gate failure from introducing a weight-two error into a single code block. The final rule similarly ensures that a single failure in the syndrome extraction circuit will introduce at most one error into a data block. When a CSS stabilizer is measured with a single ancilla, a single failure can introduce at most a number of data errors that is half the weight of the stabilizer, rounded down [56]. In the next section, we describe encoding circuits for small codes using these design rules, which will simplify analysis of error propagation.

C. Encoding schemes

We consider three closely related encoding schemes for a LNN architecture, namely, the two- and three-qubit repetition codes [59,62] and the four-qubit subsystem code [6,70,74]. These are small and simple codes that satisfy our design rules, but they can be concatenated to increase code distance. All three codes implement the standard-LNN instruction set, making them interchangeable layers in concatenation, and they provide intermediate experiments towards a logical qubit, as described in Sec. IV.

The encoded logic gates are grouped into blocks of instructions called “tiles,” which provide a simple scheme for scheduling instructions to operate a logical qubit. We can view the instructions for a LNN architecture in a two-dimensional quantum circuit diagram, where the vertical dimension spans qubits and the horizontal spans time flowing to the right [62]. An efficient implementation of instruction parallelism will densely fill this diagram, so we introduce interlocking tiles as a simple but effective conceptual tool for instruction scheduling. Each tile is a subcircuit consisting of nearest-neighbor gates on a small set of adjacent data qubits and syndrome ancillas. We specify




FIG. 9. Tile for encoded CNOT in the two-qubit bit-flip code. The CNOT symbol in the upper left is a visual guide, and we use bit-flip or phase-flip to clarify when necessary. Input and output lines are labeled for convenience. Two code blocks A and B have their data qubits labeled with numeric subscripts. A core “SWAP diamond” of interleave, transversal CNOT, and separate operations are shown with distinct colored backgrounds. Error detection using ancillas follows in a diagonal pass through the blocks. These ancillas begin and end on “free” lines that are not encoded at the lower layer, which are at different positions before and after the tile.

a tile to encode each standard-LNN instruction in each of the three codes considered here. Note that tiles manipulate encoded states, so they only align with other tiles from the same code.

The tile formalism ensures proper logical-qubit construction, as we now explain. The tiles naturally implement code concatenation by recursively building tiles at level L from tiles at level $L - 1$, where the hardware instructions are level 0. The tiles fit together perfectly in space and time, so they provide a simple method to efficiently construct concatenated LNN circuits. Each tile satisfies the LNN design rules, ensuring that circuits composed exclusively of tiles satisfy these constraints also. The tiles bring syndrome ancillas into contact with all data qubits for error detection. Finally, each tile moves the ancilla qubit(s) across a code block, leaving the other side open for an interleaved two-qubit gate (described below). Tiles provide all these features while also making instruction scheduling very simple. Each tile has a guarantee of logical correctness, which makes it easy to verify any circuit composed of tiles.

The most complex circuit for an encoded standard-LNN instruction is for a two-qubit gate, so this sets the tile size for a given code. The CNOT tile for the two-qubit, bit-flip code is shown in Fig. 9. The tiles for bit-flip and phase-flip

repetition codes are very similar, so we show one version of each tile and describe the small modification for its complement in the other code. The tile for a two-qubit gate consists of a “SWAP diamond” [70,81] followed by error detection. These are CSS codes, so encoded CNOT can be implemented transversally [62,124,125]. As shown in Fig. 9, data qubits from two code blocks are interleaved using SWAP gates; then, a transversal CNOT is applied; finally, SWAP gates separate the data qubits back into their blocks. These three steps form a diamond-shaped circuit that gives all tiles their diamond shape. Note also that a nearly identical tile can implement any combination of encoded CNOT gates on the two code blocks (there are five such combinations), including SWAP and CNOT followed by SWAP, by modifying just the transversal operations in the middle of the SWAP diamond (shaded yellow).

Error detection is essential for a logical qubit and will be placed at the end (i.e., right side) of every tile. Error detection is mediated by ancillas for syndrome detection [56,58,62,147], but these operations can potentially interfere with transversal two-qubit gates, which require interleaved data qubits. The SWAP-diamond primitive works best when the data blocks are adjacent, and any interspersed syndrome ancillas must be skipped over [70,142], increasing the size of the tile. Instead, syndrome ancillas sweep through each data block in a diagonal, “staircase” circuit as in Fig. 9. This sweeping action shuffles the syndrome ancilla to the other side of the block, while the data qubits move outward from the two-qubit gate just implemented. This rearrangement is desirable because the blocks that just interacted are now positioned to interact with different neighboring blocks. The tile in Fig. 9 is compact, with no qubits being idle at any time. Note also that the error-detection subcircuit in Fig. 9 is for the bit-flip code. The tile for CNOT in the two-qubit phase-flip code has the same interleave, transversal CNOT, and separate, but the error detection subcircuit is different and is shown in a subsequent diagram.

In the tile formalism, a qubit is measured and prepared in the same time as allotted for a two-qubit gate. Since the measure-and-prepare joint instruction acts on one encoded block, it occupies a half tile, as shown in Fig. 10 for the two-qubit bit-flip code. This design choice is entirely motivated by the use of code concatenation. Although preparation and measurement may take much longer to execute than a two-qubit gate at the hardware level, an encoded two-qubit gate will be the largest tile, as it is composed of preparation, measurement, and two-qubit gates at a lower level. After a measurement quarter tile, the constituent qubits are free, meaning they contain no quantum data and their state is temporarily unimportant (and unencoded at all lower layers). Similarly, preparation begins with a free input line. This can be seen in the input and output interface of the CNOT tile (Fig. 9); every tile for the same code implements the same interface. In Fig. 10(a),




FIG. 10. Half tiles for encoded measurement and preparation in the bit-flip code. (a) Half tile for measurement and preparation in the Z basis. (b) Half tile for measurement and preparation in the X basis, which requires the CNOT for encoding a $|+\rangle$ state. In both cases, dashed lines denote a qubit that is free, meaning its state is unimportant (and unencoded at lower layers). Equivalent operations in the phase-flip code are complementary, with encoded $|+\rangle$ preparation being separable into two $|+\rangle$ preparations and $|0\rangle$ requiring the same quarter tile as the right-hand side of panel (b). Measurement operations are the same in the phase-flip code (i.e., implemented transversally).

constituent qubits are free for some number of instruction cycles since we delay preparation until required, to minimize accumulation of error.

Each half-tile instruction must be matched with another half tile to form a complete diamond-shaped tile, which also determines if this mate is the code block above or below (or there is no block if at the edge of the linear array). Each half tile shown in Fig. 10 is the top of a diamond, and the corresponding bottom half tile is the mirror image about a horizontal line (not shown). Enforcing diamond-shaped tiles enables simple scheduling without erroneous overlap of instructions. Recall that each two-qubit gate tile has a diamond shape (Fig. 9); the other instruction tiles conform to this pattern. While Fig. 10 only shows measurement and preparation in the same basis, one could also measure in the X basis and prepare in the Z basis (or vice versa) by combining the appropriate operations. The other half tiles are state injection (Fig. 11) and idle (Fig. 12). Figure 12 also shows the error-detection subcircuit for the phase-flip code, which can be substituted into Fig. 9 to get the CNOT tile in the phase-flip code. Using combinations described




FIG. 11. Half tiles for state injection in the two-qubit codes, (a) bit-flip and (b) phase-flip. The preceding measurement is shown to complete the half tile, and the basis could be changed following Fig. 10. Importantly, this tile alone is not fault tolerant because the CNOT can emit an undetected weight-two error. This is acceptable because the injection tile is used for magic states that must be distilled.




FIG. 12. Half tile for idle in the phase-flip code. This shows the error-detection subcircuit for the phase-flip code.

above, this provides all of the standard-LNN encoded instructions for the two-qubit bit-flip and phase-flip codes.

To see the advantages of using tiles for scheduling instructions, consider the circuit in Fig. 13 for concatenating a phase-flip code on top of a bit-flip code. We start with a phase-flip encoded idle from Fig. 12 and then replace each instruction with its appropriate tile in the bit-flip code, such as a variant of Fig. 9 for any two-qubit gate. In this example, we have visually separated the tiles for clarity, but they actually fit together perfectly.




FIG. 13. Concatenation of distance-two repetition codes with tiles. A phase-flip idle tile (upper left) is encoded using the logical qubits of bit-flip codes. The operations in the half tile in the upper left are divided into tile instructions with dashed lines and numbered to correspond to the bit-flip tiles on the right.




FIG. 14. Idle half tile for the three-qubit repetition code with phase-flip error detection. The figure is compressed laterally to save space, as denoted by the curved white slash. The left side of the tile has either idle or free segments that pad the width to match the CNOT tile.

Every complete tile has sufficient syndrome information to realize the full distance of the code. For the two-qubit repetition codes and the four-qubit subsystem code (described below), this means that any single error within the tile is detected. Correcting errors with these codes requires concatenation and syndrome processing using message passing [6,70,140,148,149]. The Appendix describes the syndrome processing that is used in Sec. III D to estimate the break-even performance of the two-qubit code.

The three-qubit repetition code is an extension of the two-qubit code, and it can detect either one Z error (bit-flip encoding) or one X error (phase-flip encoding). Concatenating a bit-flip code with a phase-flip code produces Shor’s nine-qubit code [59,62], which can detect a single error of any type. To identify errors with enough confidence for error correction, additional syndrome measurements are required. This can be seen in the idle half tile in Fig. 14, where a total of four measurements are needed, two for each stabilizer generator of the code. The redundancy in error-detection circuits is needed for a tile to reliably measure the error syndrome, avoiding a scenario where a single gate failure could cause a logical error by misreading the syndrome [56,58]. The width of the tile in time must match the CNOT tile described below, so there are several periods of free or idle instructions on the left side of the idle tile. To save space in Fig. 14 and subsequent figures, this waiting time is represented by a white slash across the tile.

The encoded two-qubit gate for the distance-three code, shown in Fig. 15, requires additional error detection. Some weight-two errors produced by a single faulty SWAP gate in the interleave stage can propagate through a transversal CNOT to a weight-three error event across both blocks, which would not be correctable unless it was detected earlier. An additional error-detection subcircuit is inserted after interleave and before separate (shown in colored regions as before) to catch this error, though doing so displaces other operations. This additional syndrome measurement is inserted into the block from which a logical error can propagate to the other block during the transversal operation; for the bit-flip code (shown in Fig. 15), this is the control block of the encoded CNOT, whereas for the phase-flip code, this block is the target. The remaining tiles for measurement, preparation, and injection are shown in Fig. 16. As with the two-qubit code, measurement and preparation can be arranged in any combination.

The four-qubit code that we consider is effectively the same as the smallest (i.e., distance-two) Bacon-Shor




FIG. 15. Encoded CNOT for the three-qubit bit-flip code. The transversal CNOT gates (yellow background) and SWAP gates to separate the blocks (green background) are broken up by an additional error-detection circuit that is inserted after the first round of SWAP gates to catch an otherwise uncorrectable error.




FIG. 16. Half tiles for the three-qubit code, showing measurement and preparation in (a) the Z basis and (b) the X basis, as well as state injection for (c) the bit-flip code and (d) the phase-flip code. In the phase-flip code, preparing $|\bar{\pm}\rangle$ is transversal, while $|\bar{0}\rangle$ uses the state injection in panel (d) with $|\psi\rangle = |0\rangle$.

code [70,74,75], making it closely related to concatenated repetition codes. This code has weight-four stabilizers, so syndrome measurement requires special attention to avoid introducing undetectable errors. Before describing syndrome measurement, we specify which four-qubit code we are using. It is a variant of the [4,2,2] code studied by Knill [6], but only one of the logical qubits is used. The reason for this is that designing circuits for intrablock operations between the two logical qubits and handling correlated logical errors on them are challenging problems that we leave for future work. In keeping with the nomenclature for Bacon-Shor codes, we call the unused logical qubit a “gauge qubit” [74,75]. The logical qubit has encoded operators $\bar{X}_L = X_1X_2$ and $\bar{Z}_L = Z_1Z_3$, and the gauge qubit has operators $\bar{X}_G = X_1X_3$ and $\bar{Z}_G = Z_1Z_2$.

The four-qubit code has two stabilizers, $X_1X_2X_3X_4$ and $Z_1Z_2Z_3Z_4$. Measuring a weight-four stabilizer has a potential problem, where an error in the middle of the syndrome




FIG. 17. Idle tile for four-qubit code. A Bell state $|\Phi^+\rangle = (|00\rangle + |11\rangle)/\sqrt{2}$ is used to measure the syndrome because it can also detect weight-two errors introduced by the error-detection circuit. The two-qubit ancilla is measured in the Bell basis (lower right, denoted “B”) to detect X and Z errors simultaneously.




FIG. 18. Tile for measurement and preparation in Bell basis. The two operations can be implemented individually by replacing one with “free” instructions. The construction produces a pair of entangled logical qubits $|\bar{\Phi}^+\rangle = (|\bar{0}\bar{0}\rangle + |\bar{1}\bar{1}\rangle)/\sqrt{2}$ and requires modified syndrome processing, described in the Appendix.

circuit could introduce a weight-two error that is logical and undetectable ($X_3X_4 = \bar{X}_L$). To solve this problem, we use a two-qubit ancilla $|\Phi^+\rangle = (|00\rangle + |11\rangle)/\sqrt{2}$ to measure both stabilizers, as shown in the idle tile in Fig. 17. In addition to providing the value of both stabilizers in a Bell-state measurement, this circuit also detects the introduction of an \bar{X}_L error from a fault in the syndrome circuit. Preparation and measurement in the Bell basis could be implemented using separate tiles for $|+\rangle$ and $|0\rangle$ preparation followed by CNOT, but a more efficient construction is shown in Fig. 18; at the physical layer, Bell preparation and measurement will need to be decomposed into available hardware instructions. The CNOT tile in Fig. 19 employs the same syndrome circuit in both blocks and the SWAP-diamond shape as in previous codes.




FIG. 19. CNOT tile for the four-qubit subsystem code. As with the other codes, any combination of encoded CNOTs between the two blocks can also be implemented by modifying the gate in the center of the SWAP diamond.

The half tiles in Fig. 20 are also designed to prevent an undetected logical error resulting from a single fault. The encoded measurements are transversal and automatically fault tolerant, so we focus on the preparation circuits. In particular, the circuits have the property that a single error from any CNOT will either be detectable or affect only the gauge qubit, just like the error-detection circuits of Figs. 17 and 19. Preparing $|\bar{+}\rangle$ in Fig. 20(a) is simpler than preparing $|\bar{0}\rangle$ in Fig. 20(b) because the only weight-two errors emitted by the CNOTs in panel (a) are \bar{X}_L and \bar{Z}_G , both of which act trivially on $|\bar{+}\rangle$. However, any LNN CNOT between data qubits can emit an \bar{X}_L or $\bar{X}_G\bar{X}_L$ error, so preparing $|\bar{0}\rangle$ requires the use of an ancilla. The circuit in Fig. 20(b) prepares $|\bar{0}\rangle$ in a faulty way and then measures \bar{Z}_L with an ancilla to detect an \bar{X}_L error that could be generated by one of the CNOTs. Consider also the injection tile in Fig. 20(c). The CNOTs here can emit logical errors, as described above, but this is acceptable since state injection is never fault tolerant and the magic state would need to be distilled anyway. Finally, the idle tile in Fig. 20(d) is just idle operations on the code block followed by syndrome measurement.

We have organized our encoded instructions into tiles because each tile is self-contained for error correction. Each tile has sufficient syndrome information to process errors within the tile, up to the capabilities of that code. The details of processing the syndrome are analyzed in the Appendix, and the performance of the encoding schemes under standard error models is simulated in the next section.

D. Simulations of logical-qubit performance

The performance of a logical qubit depends on the likelihood of errors and how effectively they are corrected.




FIG. 20. Half tiles for measurement and preparation in the four-qubit code, in (a) the X basis and (b) the Z basis, as well as (c) state injection. As before, the measurement and preparation bases can be different by combining the appropriate subcircuits.

In this section, we simulate some of the LNN encoding schemes of the previous section to provide performance targets for control operations. The simulations use a simplified error model consisting of independent Pauli errors applied after every operation (including idle), following a common convention in the literature [6,55,71,73,75,76,80,83,87]. When an error occurs in a two-qubit gate, the gate is followed by one of the 15 nonidentity Pauli errors with equal probability. Although such a simplified error model cannot represent all quantum error processes, the simulations still provide guidance as to which spin-control operations require further improvement in fidelity. As has been observed in past work, the threshold for error correction requires simulating a logical error rate for several different code distances [6,55,70,71,73,75,76,83,87,148,149]. Moreover, concatenation is necessary for distance-two codes like the two-qubit and four-qubit codes, as they can only detect errors in a single layer of encoding [6,148,149].

We simulate encoding a logical CNOT “extended rectangle” [80] for the two-qubit and four-qubit codes. The three-qubit code is not shown because the matter of handling




FIG. 21. Simulated logical error rates for the two-qubit repetition code using concatenation. For all traces, the sequence of concatenation alternates bit-flip, phase-flip, etc. starting from lowest level. Two methods of simulation are employed: Monte Carlo error generation and malignant-set counting. The dots are Monte Carlo generation of errors at the specified physical error rate, using the error model described in the text. Error bars are 90% confidence intervals estimated from the data. The solid curves are produced by malignant-set counting or sampling, as described in the text; the logical error rate is given by Eq. (8), after the coefficients are estimated. The correspondence between the two methods is a consistency check. We explicitly verify that the level-four encoding corrects any single fault.

inconsistent syndrome measurements complicates both syndrome processing and how one defines an extended rectangle; to keep our scope contained, we leave a detailed analysis of this code to future work. Each simulation inserts randomly generated Pauli errors into the circuit for an encoded CNOT at one to four layers of concatenation (two-qubit code) and one to two layers (four-qubit code), which makes use of the Gottesman-Knill theorem [62] for efficiently simulating Clifford circuits. The error model is depolarizing noise following every gate (or randomly negating a measurement), similar to other works in the literature [6,55,71,73,75,76,80,83,87].

The results of Monte Carlo error simulations for the two-qubit code are shown in Fig. 21. In this simulation, a logical CNOT gate is encoded in one to four layers of concatenation that alternates between bit-flip and phase-flip encoding. Two methods of estimating the logical failure rate are employed: Monte Carlo sampling and malignant-set sampling [70,76]. In Monte Carlo sampling, we generate errors independently for each gate according to a physical error parameter and count the number of logical failures. In malignant-set sampling, we create configurations of k errors and count

the fraction of configurations that lead to logical failure. The logical failure rate is then given by

$$\Pr(\text{fail}) = \sum_{k=1}^N \Pr(\text{fail}|k \text{ errors}) \Pr(k \text{ errors}), \quad (8)$$

where N is the number of gates. Since each gate has an error with the same probability p , the second term is simply the Bernoulli distribution,

$$\Pr(k \text{ errors}) = \binom{N}{k} p^k (1-p)^{N-k}. \quad (9)$$

The first term on the rhs of Eq. (8) is estimated by sampling from k -error events and determining the fraction that lead to failure, incorporating the appropriate weighting factors for the different error channels on one- and two-qubit gates, and preparation and measurement. We explicitly verify that no single error will lead to failure in the level-four concatenated two-qubit codes. We also truncate the sum when additional terms have no discernible effect on the plot in Fig. 21; for example, k_{max} is 6 for level one and 25 for level four.

These simulations suggest a threshold for the two-qubit code around 10⁻⁴. The crossing of the level-one and level-four logical error rates occurs at $p = 9.5 \times 10^{-5}$, while the crossing of level-two and level-four curves occurs at $p = 3.1 \times 10^{-4}$. Being more precise about the threshold would require computationally intensive simulations at higher levels of concatenation, but for now, the 10⁻⁴




FIG. 22. Simulated logical error rates for the four-qubit code using concatenation. As in Fig. 21, both Monte Carlo error generation and malignant-set counting are employed; the dots are Monte Carlo with error bars showing 90% confidence intervals, and the solid curves are malignant-set sampling. We explicitly verify that the level-two encoding corrects any single fault.

estimate provides a useful reference point for a LNN architecture.

We also simulate the four-qubit code, as shown in Fig. 22. The crossing of the logical-error-rate curves for layers one and two of concatenation is sometimes referred to as a “pseudothreshold,” which here is 3.8×10^{-4} . It has been observed before [70] that the threshold for further concatenation of the four-qubit code in a LNN array is slightly lower than this pseudothreshold. Although we leave detailed threshold simulations to future work, the results are consistent with Fig. 21 in suggesting that a logical qubit in a LNN architecture would require error rates around 10^{-4} .

We make a few comments on the resources for the encoded CNOT. Whereas the two-qubit code requires four layers of concatenation to correct a single fault, the three- and four-qubit codes only require two layers. Consider comparing the two- and three-qubit codes. The tiles of the three-qubit code are larger (such as Fig. 15), but fewer layers of concatenation means that a distance-three encoded CNOT has about 70% the gate count of the level-four CNOT for the two-qubit code. With fewer error locations, we are optimistic that the three-qubit-code threshold would be similar to the two-qubit code, and perhaps the former is slightly higher. Similarly, the CNOT in the concatenated four-qubit code requires only 20% the number of gates as the comparable CNOT in the concatenated two-qubit code, while the pseudothreshold in Fig. 22 is very similar to that of the two-qubit code.

The experiments in Sec. IV make use of the two-qubit and four-qubit codes for intermediate demonstrations toward a logical qubit, and the simulations here provide control fidelity targets for experiments to demonstrate a “signature” of error correction, as explained in Sec. IV. This signature is the characteristic quadratic dependence of the logical error rate on the physical rate when any single error is correctable, so failure requires two independent error events. Figures 21 and 22 show that this signature can be seen even at error rates above threshold, up to 10^{-3} or higher, which allows an experiment to demonstrate the functionality of error correction by synthetically inserting error, even if the physical error rate is above threshold [15,18,21,23,24,26,28].

IV. EXPERIMENTAL PATH TO A LOGICAL QUBIT IN QUANTUM DOTS

This section proposes a sequence of experiments for developing a logical qubit in quantum dots, summarized in Fig. 23. The experimental path demonstrates all of the requirements for an extensible logical qubit from the Introduction. We describe the complexity of the device needed for each experiment and how the results inform the next step towards a logical qubit. The incremental sequence of demonstrations provides numerous opportunities to

improve the device design using feedback from meaningful experiments.

A. Parity measurement and signature of error correction

The parity experiment implements the two-qubit code where an ancilla detects either one bit-flip or one phase-flip error (depending on the choice of encoding), such as the half tiles shown in Figs. 10 and 12. This important experiment demonstrates the first criterion for a logical qubit, as parity measurement with an ancilla is a component of fault-tolerant error correction [24–26,29,30]. There are two single-spin data qubits and one two-spin ancilla, requiring four dots in total. If ancilla measurement is only available in one location in the dot array, then the ancilla will have to be swapped back to that position. Since this device is relatively simple, it could take advantage of additional spin-control techniques that may not be extensible, such as single-spin addressed ESR and single-spin initialization [40].

The parity-measurement experiment was depicted in Fig. 7, with a prospective device layout of four dots and a charge sensor for readout. To show that the parity-measurement process is working, one can inject errors into the qubits, as has been done in trapped ions [15,23], photons [21], superconducting qubits [18,28], and diamond NV centers [24,26]. The first indication that parity measurement works correctly is that injected errors should predictably increase the frequency of parity-value flips. Second, the results of measuring the individual data spins should be correlated with the parity measurements [30]. Finally, if the data spins are initialized as $|00\rangle$ (for bit-flip code), then the probability of observing $|11\rangle$ at the end of the experiment should be substantially suppressed when no parity flips are detected, as such an event would require two independent bit flips [15,18,24,26,28,30]. This signature of error correction by postselecting on not observing a parity flip can be observed in experiments that cannot demonstrate a complete logical qubit, as discussed in Sec. III D. By initializing states that are sensitive to errors of one type (e.g., bit flip), the signature can be seen in small codes that only correct that type of error, as in several experiments below. Similar recent theoretical work has considered experiments to show that error correction is working for small surface codes with error rates near or above threshold [150,151].

B. Correcting one error type

The parity experiment can be extended by one dot (now five dots in total) to implement the three-qubit repetition code, such as the instruction sequence in Fig. 14. This device can both detect and correct either one bit-flip or one phase-flip error because the two parity measurements for the three-qubit code can uniquely locate one such error. Several recent experiments have demonstrated this encoding




FIG. 23. Summary of the experiments in this proposal. The names of the experiments on the left are grouped according to the subsections below. The middle columns show which of the criteria for an extensible logical qubit (see Introduction) are demonstrated by the experiment, denoted with green squares. In this context, the “error threshold” criterion means that one can demonstrate that error correction is functioning by purposefully inserting errors, as described in the text; the “fault tolerance” criterion means that any single bit-flip and/or phase-flip error is detectable. The diagrams on the right are simplified device layouts showing how many coupled dots are needed for the experiment, where data spins are shown in blue and ancilla spin pairs are shown in red and grouped.

(or an extension of it) with an ancilla in diamond NV centers [24,26] and superconducting qubits [28,30].

The three-qubit-code experiment increases complexity by incorporating the parity measurement as a subroutine; there are now two stabilizers to measure, and each stabilizer must be measured twice. The control sequence for the three-qubit repetition code is shown in Fig. 24. This encoding can demonstrate a logical qubit that suppresses one type of error below that of its physical qubits [30]. Furthermore, it is a precursor to the final logical-qubit experiment below, which concatenates the three-qubit bit-flip and phase-flip repetition codes.

C. Detecting any single-qubit error

The smallest demonstration of detecting any single-qubit data error is the four-qubit code with just one ancilla (note that the construction in Sec. III uses two ancillas). This implementation requires six dots, but the resulting tiles are larger because they need to reuse the single ancilla to measure two stabilizer generators. The new capability demonstrated by this experiment is to detect a single error of any type. Similar recent demonstrations include stabilizing a Bell state with ancillas [29] and the detection of errors in an encoded state (without ancillas, however) [16,23].

The next improvement to the four-qubit code is to have two measurement ancillas. This requires eight dots, and it demonstrates both measurement parallelism and the detection of any single-qubit error. This realizes the four-qubit code as presented in Sec. III, such as the tiles in Fig. 17.

Using 12 dots, one can concatenate the distance-two bit-flip and phase-flip codes, as shown in Fig. 13. The control sequence for the concatenated error detection is shown in Fig. 25. Using concatenation, this experiment is essentially three copies of the parity-experiment (Fig. 7) setup integrated

together. The 12-dot experiment demonstrates two criteria for extensibility: concatenation and measurement parallelism. The code can detect at least one error of any type, which could realize error correction if the code were concatenated again to distance four, though this experiment is outside of our scope.




FIG. 24. Device schematic and control sequence to detect one type of error, such as a bit flip. (a) The five-dot device has one spin-pair ancilla (Q1 and Q2) and three data spins (Q3–Q5). (b) Control sequence to measure the bit parity of Q4 and Q5 (ZZ parity). A complete implementation of the three-qubit code, as in Fig. 14, would require repeating this parity-detection circuit for this pair (Q4 and Q5) and the other pair of data spins (Q3 and Q4). Each of the SWAP and CNOT operations are decomposed by tick-tock control, as shown in Fig. 7 and described in Sec. II C. This experiment is similar to recent demonstrations in Refs. [24,26,28,30].




FIG. 25. Experimental setup to demonstrate concatenation of bit-flip and phase-flip error-detecting codes. (a) Linear array of 12 quantum dots. (b) Diagram for code concatenation with tiles, with spins from panel (a) labeled on the left side. For generality, the tiles in Sec. III represent measurable qubits with just one line, but in tick-tock control, the ancillas for measurement require spin pairs. These spin pairs begin as (Q3,Q4), (Q7,Q8), and (Q11,Q12), and they move during the experiment following this diagram. The spins could be initialized using techniques in Sec. II C to test error detection, and the experiment can be extended to more rounds by adding more tiles.

These intermediate experiments on the path to a logical qubit demonstrate several of the extensibility criteria listed in the Introduction, in increasing levels of device complexity. The smallest four-qubit code shows the ability to detect both bit and phase errors, as well as the signature of error correction from before. Moving to two measurement ancillas enables us to detect both error types in parallel. Finally, the concatenated two-qubit code demonstrates an extensible encoding procedure, such as encoded gates and measurements (see the tiles in Fig. 13). Collectively, the experiments up to this point demonstrate all of the essential features for a logical qubit.

D. Logical-qubit demonstrations

The logical-qubit demonstrations are based on the nine-qubit code introduced by Shor [59,62], which is the concatenation of the three-qubit bit-flip and phase-flip codes. The first implementation is a minimal design that is compressed into 14 dots, comprised of nine data spins, three auxiliary data spins for an encoded block to measure the second-level syndrome, and one two-spin ancilla to measure the first-level syndrome in all four blocks. The number of physical qubits (13) is the same as the smallest

surface code [72,139,150]. The additional idle time and SWAP operations to move this single ancilla around will penalize code performance, but the signature of error detection can be seen in the syndrome measurements even above the error-correction threshold [15,18,23,24,26,28]. This demonstrates many features of a logical qubit: syndrome measurement with an ancilla, code concatenation, and the ability to detect one error of any type.

The final experiment incorporates measurement parallelism, demonstrating all criteria for an extensible logical qubit. It is another implementation of the nine-qubit Shor code using 20 dots. Whereas the minimal logical qubit in the previous section had a single measurement ancilla shared among all data qubits in four blocks, this design is the standard implementation of code concatenation where each block has a measurement ancilla, exactly as described in the encoding tiles of Figs. 14–16. This is four copies of the five-dot experiment (detecting one error type) integrated together. The distinguishing features of this experiment compared to the 14-dot implementation are that it implements the tile formalism without modification and that measurement parallelism is employed, which is crucial for extensible error correction.

V. DISCUSSION

We have presented a proposal that addresses all of the essential requirements for a logical qubit in silicon quantum dots. To keep our scope contained, there are of course technology considerations that we have not analyzed in detail, which we discuss briefly here to acknowledge their importance. We believe that current quantum-dot technology is ready to begin developing a single logical qubit and that further improvements in materials and fabrication, such as the work cited below, will occur alongside the experimental demonstrations of Sec. IV.

The tick-tock protocol implements ESR control addressing all spins simultaneously. The microwave power necessary to perform the global ESR control with high fidelity is dictated chiefly by the necessity to address spins that need to have different g factors in order to perform fast CZ operations. This requires the ESR pulses to be “nonselective” despite the significant spread in resonance frequency of the individual qubits. However, once the g -factor spread has been characterized and, if needed, tuned, adding more spins does not require additional power. Heating due to ESR pulses can be mitigated by using cavities to confine the microwave modes [98,152,153], but this presents other challenges for bringing metal electrodes to the dots. Ongoing work in superconducting qubits for combining complex electromagnetic environments with sub-Kelvin temperatures makes us optimistic that engineering solutions are possible here as well [12,88,154,155].

The prospect for scaling our proposal—and, in particular, handling the possibility of defective quantum dots—is an important consideration for extensibility, so we make a few comments on this topic. As we noted before, a single defective dot can disable a logical qubit when using LNN error correction. For the purposes of this proposal, we believe that current technology has sufficient yield (probability of successful dot fabrication) to reach 20 coupled dots in the near term. Beyond this scale, the LNN logical qubit could be a building block for a larger system. Schemes to handle imperfect qubit yield or qubit loss have been studied in error-correcting codes [156,157], qubit device designs [158–163], and quantum networks [164–166]. Similarly, ion-trap proposals have studied how to effectively combine linear trapping regions with junctions to overcome the limitations of a strictly linear trap [4,9,167–170]. In light of these methods, we expect that it is possible to arrange short linear segments of dots that meet in three- or four-way junctions, such as in Ref. [171], enabling enough connectivity to route information around defective dots and tolerate imperfect yield. For example, linear segments of dots could be arranged in a grid pattern [172], enabling 2D connectivity at this scale for avoiding defects or implementing codes that are tolerant of defects [156,157]. However, developing such a scheme is outside our present scope.

A fully fledged quantum processor would need to implement universal logic, and magic-state distillation is one of the prominent approaches to complete universality [6,63,126]. However, this procedure would require a quantum-dot array that is significantly beyond the scope of this paper. For example, the distillation circuit in Ref. [173] would use 34 logical CNOT gates on 16 logical qubits. Clearly, this task is a step beyond developing a single logical qubit, and we leave detailed analysis of this matter to future work.

We have focused our proposal on the SiMOS system, but it may certainly be adapted to other semiconductor quantum-dot systems. Confining the quantum dots in a Si/SiGe heterostructure rather than against a Si/SiO₂ interface may reduce the effects of disorder and charge noise, at the expense of introducing smaller valley splittings which may impair singlet initialization and measurement [42,45,52,174]. The controllable g -factor shifts in SiGe might be substantially smaller than what is observed in SiMOS dots, so the proposal might require the introduction of induced magnetic field gradients [42,52,175,176]. Our scheme may also be feasible using a heterostructure based on III-V semiconductors, which have no valley degeneracy and may be engineered to have high Stark-tunable g -factor shifts [177]. There are inevitably large numbers of nuclear spins in III-V systems, requiring more reliance on dynamical decoupling. Encouragingly, dynamically decoupled coherence times approaching milliseconds appear to be feasible [37], although a fully hyperfine-compensating modification to our control scheme would require additional design in this case. Finally, our scheme could be adapted to the problem of substitutional donors coupled to SiMOS-like dots or spin-shuttling channels, in which case, its implementation would resemble the schemes indicated in Refs. [99,178].

VI. CONCLUSIONS

We have presented a comprehensive proposal to develop a logical qubit in silicon quantum dots. The tick-tock scheme in Sec. II C is an extensible way to control electron spins in quantum dots, and all of the constituent operations have recently been demonstrated with fidelity approaching the requirements of a logical qubit. Recognizing that a linear array of exchanged-coupled dots is the most realizable device design in the near term, we have adapted simple error-correcting codes to a linear, nearest-neighbor system. Using Monte Carlo simulations, we have estimated an error threshold of 2×10^{-4} . Finally, we have described a sequence of experiments to demonstrate components of error correction and integrate those components into a complete logical qubit. The final logical-qubit demonstration is a linear encoding of Shor’s original quantum code, and a successful demonstration here would be a compelling argument for viability of quantum-dot logical qubits.

ACKNOWLEDGMENTS

We thank Menno Veldhorst, Austin Fowler, and Jason Petta for helpful insights and discussions. M. F., A. M., and A. S. D. acknowledge support from the Australian Research Council (Grant No. CE11E0001017) and the U.S. Army Research Office (Grants No. W911NF-13-1-0024 and No. W911NF-17-1-0198).

APPENDIX: SYNDROME PROCESSING FOR LNN ERROR CORRECTION

This appendix describes the syndrome-processing algorithm used in the simulations of Sec. III D, where information from syndrome measurements is used to estimate the most likely configuration of errors. The error model is a stochastic distribution of Pauli errors inserted after every control operation, idle period, preparation, and measurement [6,55]. Syndrome processing attempts to locate and correct errors by making the most probable assignment of error conditioned on knowing the syndrome measurements. The encoding tiles are self-contained for syndrome processing, meaning they do not share syndrome information or store it for later use. Instead, they calculate maximum-likelihood error by searching over all error events and selecting the one with maximum probability.

Tiles are self-contained.—To implement error correction, we first ensure that every tile can effectively detect errors up to the distance of the code [61,62]. We say that such tiles are self-contained since they do not require syndrome information from any preceding tiles. The two-qubit and four-qubit codes are distance-two error detecting codes, so it is only necessary that any single error is detected by the next syndrome measurement on the block. We now list the cases to consider. The tiles in Figs. 9 and 12 are able to detect a single bit-flip or phase-flip error event, depending on the choice of encoding. In the case of the two-qubit tile, the two blocks jointly detect errors in SWAP gates that propagate to both. The tiles in Figs. 10 and 11 have measurements that detect a single bit-flip or phase-flip error. The circuits in Fig. 10 for preparation of $|\bar{0}\rangle$ and $|\bar{\pm}\rangle$ have the property that any single error is detectable by the next tile. The state injection in Fig. 11 is not fault tolerant, which is allowable since it is used to inject magic states. The tiles in Figs. 19 and 20 have all of the same properties, with the ability to detect any single error event.

The distance-three repetition code has two additional matters to consider. First, each stabilizer generator is measured twice, and a measurement error could cause these results to disagree. When the stabilizer measurements are inconsistent, error correction is deferred until the next round, and no corrective action is taken in that tile. If there is an error in the data qubits, it will propagate to the next tile on that block. Every tile can handle one incoming error on each block, so it would be the responsibility of the next tile to correct any error left uncorrected due to an ambiguous

syndrome. Second, the possibility of two errors emitted by a SWAP gate is the reason for one additional syndrome measurement *before* the transversal CNOT in Fig. 15. If the syndrome is consistent for both blocks and the control block for bit-flip encoding detects error (target block for phase-flip code), then there is the possibility of an undetected error in the other block. This can occur when a SWAP gate emits two errors, one of which propagates through a transversal CNOT. The additional syndrome measurement is needed to catch this event.

Pauli channels and message passing.—The error model where Pauli errors occur stochastically is known as a Pauli channel [6]. In this model, a random Pauli error can follow every standard-LNN instruction; additionally, each measurement has a probability of reporting an incorrect result. Pauli channels are convenient because they combine to form other Pauli channels, they propagate through Clifford circuits to other Pauli channels, and the conditional error channel for a stabilizer code given syndrome information is also a Pauli channel. After correcting the syndrome, there is also a Pauli channel for the logical subspace, so there is a logical Pauli channel for every encoded standard-LNN instruction. Hence, just as we use standard-LNN instructions to encode that same instruction set at a higher level, there is also a Pauli channel associated with that encoded instruction. The parameters of this encoded Pauli channel are a function of the error channels for the constituent gates and the syndrome measurement outcomes. As a result, every standard-LNN instruction has an associated Pauli channel at all levels of encoding, which is an implementation of message passing [140].

Message passing (MP) is a natural extension of syndrome processing in concatenated codes. Note that in some contexts, MP is known as belief propagation [140,179,180], and it is a standard tool for decoding some families of classical codes [181]. In the original formulations of code concatenation [58,62], each layer of encoding would perform maximum-likelihood correction of errors based on syndrome measurements. For the encoded operation, there is (at least implicitly) an error model in which an encoded error occurred. Without MP, each layer commits to a correction, which has an implicit failure probability. With MP, each layer will still perform an assignment of error, but it also passes upwards to the next layer a measure of confidence (the message) that it made the right assignment. This confidence measure, which could be flags for weights of errors [6,70,148,149,182,183] or a Pauli channel [140], is based on the observed syndrome and messages from lower layers. Consequently, the next layer above is better informed by having the message and can make a better assignment of error. Reference [182] discusses how this procedure realizes the full distance of a concatenated code. Some form of MP is necessary for distance-two codes because they cannot assign errors in a single encoding layer [6], and Refs. [140,182] show that MP improves the performance of distance-three




FIG. 26. Message passing between layers of encoding [6,140], where layer L is phase-flip encoded and layer $L + 1$ is bit-flip encoded. After each tile in layer L processes its syndrome, it passes a message containing information on logical errors to layer $L + 1$. In this example, the first five tiles in layer L have completed execution and syndrome processing; the extracted logical error channels are passed to layer $L + 1$, denoted as ϵ_1 to ϵ_5 . The remaining instructions from layer $L + 1$ have not been executed, so the corresponding error channels are shown in grey with dashed borders. When all 12 error channels are available, the tile at layer $L + 1$ will process its syndrome and pass an error message to the next layer above.

codes. For these reasons, we employ MP in our syndrome decoding.

Updating error likelihood using the syndrome.—The gates within a syndrome-measurement circuit generate errors, and it is necessary to distinguish errors that propagate to measurement from those that do not. By exploiting the stabilizer structure of the codes studied here, any two-qubit Pauli channel following a CNOT gate can be approximated by single-qubit Pauli channels before and after the gate, as shown in Fig. 27(a).

To calculate error likelihood, all instructions in an encoding tile are associated with a Pauli channel. At level 1, each Pauli channel is the assumed error model in the hardware for that instruction [6]. At higher levels of concatenation, each Pauli channel comes as a message from syndrome processing of the tile in a lower layer. Within a tile, syndrome processing is accomplished by searching all error events and reweighting their probability according to the observed syndrome, as follows. Every measurement has a probability of being faulty, which is also given by the hardware error model at level 1 or a message at higher levels.




FIG. 27. Error information used for syndrome processing in a tile. (a) Substitution to convert a two-qubit error channel to single-qubit channels, separating errors that are detected by the syndrome from undetected errors. (b) Location of error channels after substitution in a tile that is ready for syndrome processing. At the end (i.e., right side) of the tile, a few errors occur after syndrome processing, and they are not detected. These are passed as “residual” errors to the next tile, just as residual errors are passed into this tile from the left.

For each error event in the search, there is an anticipated syndrome result. Depending on the observed syndrome, the probability of this error having happened is reweighted by Bayes’ theorem from elementary probability. This probability-update procedure can be seen as a variant of the Viterbi algorithm [184].

After reweighting all error events, the maximum-likelihood event is selected to update the Pauli frame [6,63]. The probabilities of other error events that would cause logical errors are combined into a logical Pauli channel that is passed as a message to the next level of encoding [6,70,140,148,149,182,183], as depicted in Fig. 26. Searching over all error events is computationally intensive in the general case, but it is tractable for these small tiles with a finite number of error locations. A few errors are not detectable in this tile. As shown in Fig. 27(b), these are passed as “residual” error channels to the next tile on the same block for processing. Finally, after processing a two-qubit-instruction tile, the residual error channels for top and bottom blocks are correlated, and tracking such correlations would lead to an exponentially growing run-away in simulation memory; to prevent this, the distributions are “split” by calculating marginal distributions for the separate blocks and using this as an approximation for the closest uncorrelated joint-block distribution.

Bell-basis measurement and preparation in four-qubit code.—The Bell-basis measurement/preparation tile in Fig. 18 requires some special processing of measurements. First, note that the “transversal” measurement/preparation operations do not follow the familiar pattern from CNOT tiles, but rather, there is a mirroring in data qubits: (A_4, B_1) , (A_3, B_2) , etc. This exploits a mirror symmetry in the code where $X_L = X_1 X_2 = X_3 X_4$ and so forth. The reason for

this change is that it prevents correlated SWAP errors from introducing a logical measurement error. If one were to follow the typical interleave-transversal-separate pattern and replace the CNOTs in Fig. 19 with Bell-state measurement/preparation instructions, the tile would be logically correct but not fault tolerant since a single SWAP failure could corrupt the encoded measurement. The tile in Fig. 18 is transversal in a sense, and one can construct the logical operators $X_L^A X_L^B$ and $Z_L^A Z_L^B$ from combinations of the Bell-basis measurement on data qubits (note that superscripts “A” and “B” denote blocks). The joint-block stabilizers $S_X^A S_X^B = (X_1^A X_2^A X_3^A X_4^A)(X_1^B X_2^B X_3^B X_4^B)$ and $S_Z^A S_Z^B = (Z_1^A Z_2^A Z_3^A Z_4^A)(Z_1^B Z_2^B Z_3^B Z_4^B)$ are also available for error detection.

The preparation circuit also merits some explanation. The mirrored transversal preparation of $|\Phi^+\rangle$ in the data qubits creates a state that is close to the desired $|\overline{\Phi^+}\rangle$. It is a stabilizer state with the following stabilizer generators:

$$\begin{aligned} X_L^A X_L^B, Z_L^A Z_L^B & \quad \text{entangled logical qubits;} \\ X_G^A X_G^B, Z_G^A Z_G^B & \quad \text{entangled gauge qubits;} \\ S_X^A S_X^B, S_Z^A S_Z^B & \quad \text{joint-block stabilizers.} \end{aligned} \quad (\text{A1})$$

The missing generators for $|\overline{\Phi^+}\rangle$ are S_X^A and S_Z^A individually, which would also imply S_X^B and S_Z^B through a combination with the existing joint-block stabilizers. The syndrome-measurement circuits in Fig. 18 will project into a state with the same set of stabilizer operators as $|\overline{\Phi^+}\rangle$ but possibly different parity values. The correction procedure is simple: If a stabilizer for a block is flipped, apply a corrective operation to a single data qubit, which will just be qubit 1 without loss of generality. For example, if the measured syndrome shows $S_X^A = -(X_1^A X_2^A X_3^A X_4^A)$ and $S_Z^A = (Z_1^A Z_2^A Z_3^A Z_4^A)$, then we apply a corrective Z_1^A (in the Pauli frame [6,63]). Since the syndrome measurements commute with the operators in Eq. (A1), these operators are preserved. In particular, the joint-block stabilizers provide error detection, so we expect S_X^A and S_X^B to have even parity, and likewise for Z stabilizers. If odd parity is observed, then a fault in the preparation circuit has occurred, but it is detected. Any single fault can be detected in this way, except for “residual errors” from the syndrome circuits, as in Fig. 27. These events can generate at most one undetected data error per block, which can be detected by the subsequent tile.

-
- [1] D. Loss and D. P. DiVincenzo, *Quantum Computation with Quantum Dots*, *Phys. Rev. A* **57**, 120 (1998).
 - [2] B. E. Kane, *A Silicon-Based Nuclear Spin Quantum Computer*, *Nature (London)* **393**, 133 (1998).
 - [3] A. Imamoglu, D. D. Awschalom, G. Burkard, D. P. DiVincenzo, D. Loss, M. Sherwin, and A. Small, *Quantum Information Processing Using Quantum Dot Spins and Cavity QED*, *Phys. Rev. Lett.* **83**, 4204 (1999).

- [4] D. Kielpinski, C. Monroe, and D. J. Wineland, *Architecture for a Large-Scale Ion-Trap Quantum Computer*, *Nature (London)* **417**, 709 (2002).
- [5] J. M. Taylor, H.-A. Engel, W. Dür, A. Yacoby, C. M. Marcus, P. Zoller, and M. D. Lukin, *Fault-Tolerant Architecture for Quantum Computation Using Electrically Controlled Semiconductor Spins*, *Nat. Phys.* **1**, 177 (2005).
- [6] E. Knill, *Quantum Computing with Realistically Noisy Devices*, *Nature (London)* **434**, 39 (2005).
- [7] M. Mariantoni, H. Wang, T. Yamamoto, M. Neeley, R. C. Bialczak, Y. Chen, M. Lenander, E. Lucero, A. D. O’Connell, D. Sank, M. Weides, J. Wenner, Y. Yin, J. Zhao, A. N. Korotkov, A. N. Cleland, and J. M. Martinis, *Implementing the Quantum von Neumann Architecture with Superconducting Circuits*, *Science* **334**, 61 (2011).
- [8] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, *Surface Codes: Towards Practical Large-Scale Quantum Computation*, *Phys. Rev. A* **86**, 032324 (2012).
- [9] C. Monroe and J. Kim, *Scaling the Ion Trap Quantum Processor*, *Science* **339**, 1164 (2013).
- [10] M. H. Devoret and R. J. Schoelkopf, *Superconducting Circuits for Quantum Information: An Outlook*, *Science* **339**, 1169 (2013).
- [11] D. D. Awschalom, L. C. Bassett, A. S. Dzurak, E. L. Hu, and J. R. Petta, *Quantum Spintronics: Engineering and Manipulating Atom-like Spins in Semiconductors*, *Science* **339**, 1174 (2013).
- [12] J. M. Gambetta, J. M. Chow, and M. Steffen, *Building Logical Qubits in a Superconducting Quantum Computing System*, *npj Quantum Inf.* **3**, 2 (2017).
- [13] B. M. Terhal, *Quantum Error Correction for Quantum Memories*, *Rev. Mod. Phys.* **87**, 307 (2015).
- [14] B. P. Lanyon, C. Hempel, D. Nigg, M. Müller, R. Gerritsma, F. Zähringer, P. Schindler, J. T. Barreiro, M. Rambach, G. Kirchmair, M. Hennrich, P. Zoller, R. Blatt, and C. F. Roos, *Universal Digital Quantum Simulation with Trapped Ions*, *Science* **334**, 57 (2011).
- [15] P. Schindler, J. T. Barreiro, T. Monz, V. Nebendahl, D. Nigg, M. Chwalla, M. Hennrich, and R. Blatt, *Experimental Repetitive Quantum Error Correction*, *Science* **332**, 1059 (2011).
- [16] J. Zhang, R. Laflamme, and D. Suter, *Experimental Implementation of Encoded Logical Qubit Operations in a Perfect Quantum Error Correcting Code*, *Phys. Rev. Lett.* **109**, 100503 (2012).
- [17] E. Martín-López, A. Laing, T. Lawson, R. Alvarez, X.-Q. Zhou, and J. L. O’Brien, *Experimental Realization of Shor’s Quantum Factoring Algorithm Using Qubit Recycling*, *Nat. Photonics* **6**, 773 (2012).
- [18] M. D. Reed, L. DiCarlo, S. E. Nigg, L. Sun, L. Frunzio, S. M. Girvin, and R. J. Schoelkopf, *Realization of Three-Qubit Quantum Error Correction with Superconducting Circuits*, *Nature (London)* **482**, 382 (2012).
- [19] E. Lucero, R. Barends, Y. Chen, J. Kelly, M. Mariantoni, A. Megrant, P. O’Malley, D. Sank, A. Vainsencher, J. Wenner, T. White, Y. Yin, A. N. Cleland, and J. M. Martinis, *Computing Prime Factors with a Josephson Phase Qubit Quantum Processor*, *Nat. Phys.* **8**, 719 (2012).
- [20] M. D. Shulman, O. E. Dial, S. P. Harvey, H. Bluhm, V. Umansky, and A. Yacoby, *Demonstration of Entanglement*

- of Electrostatically Coupled Singlet-Triplet Qubits*, *Science* **336**, 202 (2012).
- [21] X.-C. Yao, T.-X. Wang, H.-Z. Chen, W.-B. Gao, A. G. Fowler, R. Raussendorf, Z.-B. Chen, N.-L. Liu, C.-Y. Lu, Y.-J. Deng, Y.-A. Chen, and J.-W. Pan, *Experimental Demonstration of Topological Error Correction*, *Nature (London)* **482**, 489 (2012).
- [22] X.-D. Cai, C. Weedbrook, Z.-E. Su, M.-C. Chen, M. Gu, M.-J. Zhu, L. Li, N.-L. Liu, C.-Y. Lu, and J.-W. Pan, *Experimental Quantum Computing to Solve Systems of Linear Equations*, *Phys. Rev. Lett.* **110**, 230501 (2013).
- [23] D. Nigg, M. Müller, E. A. Martinez, P. Schindler, M. Hennrich, T. Monz, M. A. Martin-Delgado, and R. Blatt, *Quantum Computations on a Topologically Encoded Qubit*, *Science* **345**, 302 (2014).
- [24] G. Waldherr, Y. Wang, S. Zaiser, M. Jamali, T. Schulte-Herbruggen, H. Abe, T. Ohshima, J. Isoya, J. F. Du, P. Neumann, and J. Wrachtrup, *Quantum Error Correction in a Solid-State Hybrid Spin Register*, *Nature (London)* **506**, 204 (2014).
- [25] J. M. Chow, J. M. Gambetta, E. Magesan, D. W. Abraham, A. W. Cross, B. R. Johnson, N. A. Masluk, C. A. Ryan, J. A. Smolin, S. J. Srinivasan, and M. Steffen, *Implementing a Strand of a Scalable Fault-Tolerant Quantum Computing Fabric*, *Nat. Commun.* **5**, 4015 (2014).
- [26] J. Cramer, N. Kalb, M. A. Rol, B. Hensen, M. S. Blok, M. Markham, D. J. Twitchen, R. Hanson, and T. H. Taminiau, *Repeated Quantum Error Correction on a Continuously Encoded Qubit by Real-Time Feedback*, *Nat. Commun.* **7**, 11526 (2016).
- [27] M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak, *A Two-Qubit Logic Gate in Silicon*, *Nature (London)* **526**, 410 (2015).
- [28] D. Ristè, S. Poletto, M.-Z. Huang, A. Bruno, V. Vesterinen, O.-P. Saira, and L. DiCarlo, *Detecting Bit-Flip Errors in a Logical Qubit Using Stabilizer Measurements*, *Nat. Commun.* **6**, 6983 (2015).
- [29] A. D. Córcoles, E. Magesan, S. J. Srinivasan, A. W. Cross, M. Steffen, J. M. Gambetta, and J. M. Chow, *Demonstration of a Quantum Error Detection Code Using a Square Lattice of Four Superconducting Qubits*, *Nat. Commun.* **6**, 6979 (2015).
- [30] J. Kelly, R. Barends, A. G. Fowler, A. Megrant, E. Jeffrey, T. C. White, D. Sank, J. Y. Mutus, B. Campbell, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, I.-C. Hoi, C. Neill, P. J. J. O'Malley, C. Quintana, P. Roushan, A. Vainsencher, J. Wenner, A. N. Cleland, and J. M. Martinis, *State Preservation by Repetitive Error Detection in a Superconducting Quantum Circuit*, *Nature (London)* **519**, 66 (2015).
- [31] D. M. Zajac, T. M. Hazard, X. Mi, E. Nielsen, and J. R. Petta, *Scalable Gate Architecture for Densely Packed Semiconductor Spin Qubits*, *Phys. Rev. Applied* **6**, 054013 (2016).
- [32] J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson, and A. C. Gossard, *Coherent Manipulation of Coupled Electron Spins in Semiconductor Quantum Dots*, *Science* **309**, 2180 (2005).
- [33] K. C. Nowack, M. Shafiei, M. Laforest, G. E. D. K. Prawiroatmodjo, L. R. Schreiber, C. Reichl, W. Wegscheider, and L. M. K. Vandersypen, *Single-Shot Correlations and Two-Qubit Gate of Solid-State Spins*, *Science* **333**, 1269 (2011).
- [34] J. Medford, J. Beil, J. M. Taylor, S. D. Bartlett, A. C. Doherty, E. I. Rashba, D. P. DiVincenzo, H. Lu, A. C. Gossard, and C. M. Marcus, *Self-Consistent Measurement and State Tomography of an Exchange-Only Spin Qubit*, *Nat. Nanotechnol.* **8**, 654 (2013).
- [35] M. R. Delbecq, T. Nakajima, T. Otsuka, S. Amaha, J. D. Watson, M. J. Manfra, and S. Tarucha, *Full Control of Quadruple Quantum Dot Circuit Charge States in the Single Electron Regime*, *Appl. Phys. Lett.* **104**, 183111 (2014).
- [36] F. Martins, F. K. Malinowski, P. D. Nissen, E. Barnes, S. Fallahi, G. C. Gardner, M. J. Manfra, C. M. Marcus, and F. Kuemmeth, *Noise Suppression Using Symmetric Exchange Gates in Spin Qubits*, *Phys. Rev. Lett.* **116**, 116801 (2016).
- [37] F. K. Malinowski, F. Martins, P. D. Nissen, E. Barnes, M. S. Rudner, S. Fallahi, G. C. Gardner, M. J. Manfra, C. M. Marcus, and F. Kuemmeth, *Notch Filtering the Nuclear Environment of a Spin Qubit*, *Nat. Nanotechnol.* **12**, 16 (2017).
- [38] J. M. Nichol, L. A. Orona, S. P. Harvey, S. Fallahi, G. C. Gardner, M. J. Manfra, and A. Yacoby, *High-Fidelity Entangling Gate for Double-Quantum-Dot Spin Qubits*, [arXiv:1608.04258](https://arxiv.org/abs/1608.04258).
- [39] B. M. Maune, M. G. Borselli, B. Huang, T. D. Ladd, P. W. Deelman, K. S. Holabird, A. A. Kiselev, I. Alvarado-Rodriguez, R. S. Ross, A. E. Schmitz, M. Sokolich, C. A. Watson, M. F. Gyure, and A. T. Hunter, *Coherent Singlet-Triplet Oscillations in a Silicon-Based Double Quantum Dot*, *Nature (London)* **481**, 344 (2012).
- [40] M. Veldhorst, J. C. C. Hwang, C. H. Yang, A. W. Leenstra, B. de Ronde, J. P. Dehollain, J. T. Muhonen, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak, *An Addressable Quantum Dot Qubit with Fault-Tolerant Control-Fidelity*, *Nat. Nanotechnol.* **9**, 981 (2014).
- [41] B. Weber, Y. H. M. Tan, S. Mahapatra, T. F. Watson, H. Ryu, R. Rahman, L. C. L. Hollenberg, G. Klimeck, and M. Y. Simmons, *Spin Blockade and Exchange in Coulomb-Confined Silicon Double Quantum Dots*, *Nat. Nanotechnol.* **9**, 430 (2014).
- [42] E. Kawakami, P. Scarlino, D. R. Ward, F. R. Braakman, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, and L. M. K. Vandersypen, *Electrical Control of a Long-Lived Spin Qubit in a Si/SiGe Quantum Dot*, *Nat. Nanotechnol.* **9**, 666 (2014).
- [43] J. T. Muhonen, J. P. Dehollain, A. Laucht, F. E. Hudson, R. Kalra, T. Sekiguchi, K. M. Itoh, D. N. Jamieson, J. C. McCallum, A. S. Dzurak, and A. Morello, *Storing Quantum Information for 30 Seconds in a Nanoelectronic Device*, *Nat. Nanotechnol.* **9**, 986 (2014).
- [44] J. P. Dehollain, J. T. Muhonen, K. Y. Tan, A. Saraiva, D. N. Jamieson, A. S. Dzurak, and A. Morello, *Single-Shot Readout and Relaxation of Singlet and Triplet States in Exchange-Coupled ³¹P Electron Spins in Silicon*, *Phys. Rev. Lett.* **112**, 236801 (2014).

- [45] K. Eng, T. D. Ladd, A. Smith, M. G. Borselli, A. A. Kiselev, B. H. Fong, K. S. Holabird, T. M. Hazard, B. Huang, P. W. Deelman, I. Milosavljevic, Adele E. Schmitz, R. S. Ross, M. F. Gyure, and A. T. Hunter, *Isotopically Enhanced Triple-Quantum-Dot Qubit*, *Sci. Adv.* **1**, e1500214 (2015).
- [46] D. M. Zajac, A. J. Sigillito, M. Russ, F. Borjans, J. M. Taylor, G. Burkard, and J. R. Petta, *Resonantly Driven CNOT Gate for Electron Spins*, *Science*, DOI: 10.1126/science.aao5965 (2017).
- [47] T. F. Watson, S. G. J. Philip, E. Kawakami, D. R. Ward, P. Scarlino, M. Veldhorst, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, and L. M. K. Vandersypen, *A Programmable Two-Qubit Quantum Processor in Silicon*, arXiv:1708.04214.
- [48] A. M. Tyryshkin, S. Tojo, J. J. L. Morton, H. Riemann, N. V. Abrosimov, P. Becker, H.-J. Pohl, T. Schenkel, M. L. W. Thewalt, K. M. Itoh, and S. A. Lyon, *Electron Spin Coherence Exceeding Seconds in High-Purity Silicon*, *Nat. Mater.* **11**, 143 (2012).
- [49] G. Burkard, D. Loss, and D. P. DiVincenzo, *Coupled Quantum Dots as Quantum Gates*, *Phys. Rev. B* **59**, 2070 (1999).
- [50] M. D. Reed, B. M. Maune, R. W. Andrews, M. G. Borselli, K. Eng, M. P. Jura, A. A. Kiselev, T. D. Ladd, S. T. Merkel, I. Milosavljevic, E. J. Pritchett, M. T. Rakher, R. S. Ross, A. E. Schmitz, A. Smith, J. A. Wright, M. F. Gyure, and A. T. Hunter, *Reduced Sensitivity to Charge Noise in Semiconductor Spin Qubits via Symmetric Operation*, *Phys. Rev. Lett.* **116**, 110402 (2016).
- [51] M. A. Fogarty, M. Veldhorst, R. Harper, C. H. Yang, S. D. Bartlett, S. T. Flammia, and A. S. Dzurak, *Nonexponential Fidelity Decay in Randomized Benchmarking with Low-Frequency Noise*, *Phys. Rev. A* **92**, 022326 (2015).
- [52] E. Kawakami, T. Jullien, P. Scarlino, D. R. Ward, D. E. Savage, M. G. Lagally, V. V. Dobrovitski, M. Friesen, S. N. Coppersmith, M. A. Eriksson, and L. M. K. Vandersypen, *Gate Fidelity and Coherence of an Electron Spin in a Si/SiGe Quantum Dot with Micromagnet*, *Proc. Natl. Acad. Sci. U.S.A.* **113**, 11738 (2016).
- [53] D. P. DiVincenzo, *Topics in Quantum Computers*, in *Mesoscopic Electron Transport*, edited by L. L. Sohn, L. P. Kouwenhoven, and G. Schön (Springer Netherlands, Dordrecht, 1997), pp. 657–677.
- [54] D. Aharonov and M. Ben-Or, *Fault-Tolerant Quantum Computation with Constant Error*, in *Proceedings of the 29th Annual ACM Symposium on Theory of Computing, STOC '97* (ACM, New York, NY, 1997), pp. 176–188.
- [55] A. M. Steane, *Overhead and Noise Threshold of Fault-Tolerant Quantum Error Correction*, *Phys. Rev. A* **68**, 042322 (2003).
- [56] P. W. Shor, *Fault-Tolerant Quantum Computation*, in *37th Symposium on Foundations of Computing* (IEEE Computer Society Press, Los Alamitos, California, 1996), pp. 56–65.
- [57] D. Gottesman, *The Heisenberg Representation of Quantum Computers*, arXiv:quant-ph/9807006.
- [58] J. Preskill, in *Introduction to Quantum Computation and Information*, edited by H.-K. Lo, T. Spiller, and S. Popescu (World Scientific, Singapore, 1998), Chap. 8.
- [59] P. W. Shor, *Scheme for Reducing Decoherence in Quantum Computer Memory*, *Phys. Rev. A* **52**, R2493 (1995).
- [60] A. M. Steane, *Space, Time, Parallelism and Noise Requirements for Reliable Quantum Computing*, *Fortschr. Phys.* **46**, 443 (1998).
- [61] D. Gottesman, *Theory of Fault-Tolerant Quantum Computation*, *Phys. Rev. A* **57**, 127 (1998).
- [62] M. Nielsen and I. Chuang, *Quantum Computation and Quantum Information* (Cambridge University Press, Cambridge, England, 2000).
- [63] N. C. Jones, R. Van Meter, A. G. Fowler, P. L. McMahon, J. Kim, T. D. Ladd, and Y. Yamamoto, *Layered Architecture for Quantum Computing*, *Phys. Rev. X* **2**, 031007 (2012).
- [64] G. Pica, B. W. Lovett, R. N. Bhatt, T. Schenkel, and S. A. Lyon, *Surface Code Architecture for Donors and Dots in Silicon with Imprecise and Nonuniform Qubit Couplings*, *Phys. Rev. B* **93**, 035306 (2016).
- [65] M. Veldhorst, H. G. J. Eenink, C. H. Yang, and A. S. Dzurak, *Silicon CMOS Architecture for a Spin-Based Quantum Computer*, *Nat. Commun.* **8**, 1766 (2017).
- [66] R. Li, L. Petit, D. P. Franke, J. P. Dehollain, J. Helsen, M. Steudtner, N. K. Thomas, Z. R. Yoscovits, K. J. Singh, S. Wehner, L. M. K. Vandersypen, J. S. Clarke, and M. Veldhorst, *A Crossbar Network for Silicon Quantum Dot Qubits*, arXiv:1711.03807.
- [67] K. T. Nguyen, M. P. Lilly, E. Nielsen, N. Bishop, R. Rahman, R. Young, J. Wendt, J. Dominguez, T. Pluym, J. Stevens, T.-M. Lu, R. Muller, and M. S. Carroll, *Charge Sensed Pauli Blockade in a Metal-Oxide-Semiconductor Lateral Double Quantum Dot*, *Nano Lett.* **13**, 5785 (2013).
- [68] A. G. Fowler, C. D. Hill, and L. C. L. Hollenberg, *Quantum-Error Correction on Linear-Nearest-Neighbor Qubit Arrays*, *Phys. Rev. A* **69**, 042314 (2004).
- [69] A. M. Stephens, A. G. Fowler, and L. C. L. Hollenberg, *Universal Fault Tolerant Quantum Computation on Bilinear Nearest Neighbor Arrays*, *Quantum Inf. Comput.* **8**, 330 (2008).
- [70] A. M. Stephens and Z. W. E. Evans, *Accuracy Threshold for Concatenated Error Detection in One Dimension*, *Phys. Rev. A* **80**, 022313 (2009).
- [71] R. Raussendorf and J. Harrington, *Fault-Tolerant Quantum Computation with High Threshold in Two Dimensions*, *Phys. Rev. Lett.* **98**, 190504 (2007).
- [72] H. Bombin and M. A. Martin-Delgado, *Optimal Resources for Topological Two-Dimensional Stabilizer Codes: Comparative Study*, *Phys. Rev. A* **76**, 012305 (2007).
- [73] A. M. Stephens, *Fault-Tolerant Thresholds for Quantum Error Correction with the Surface Code*, *Phys. Rev. A* **89**, 022321 (2014).
- [74] D. Bacon, *Operator Quantum Error-Correcting Subsystems for Self-Correcting Quantum Memories*, *Phys. Rev. A* **73**, 012340 (2006).
- [75] P. Aliferis and A. W. Cross, *Subsystem Fault Tolerance with the Bacon-Shor Code*, *Phys. Rev. Lett.* **98**, 220502 (2007).
- [76] A. W. Cross, D. P. DiVincenzo, and B. M. Terhal, *A Comparative Code Study for Quantum Fault-Tolerance*, *Quantum Inf. Comput.* **9**, 0541 (2009).

- [77] S. Bravyi and B. Terhal, *A No-Go Theorem for a Two-Dimensional Self-Correcting Quantum Memory Based on Stabilizer Codes*, *New J. Phys.* **11**, 043029 (2009).
- [78] S. Bravyi and R. König, *Classification of Topologically Protected Gates for Local Stabilizer Codes*, *Phys. Rev. Lett.* **110**, 170503 (2013).
- [79] F. Pastawski and B. Yoshida, *Fault-Tolerant Logical Gates in Quantum Error-Correcting Codes*, *Phys. Rev. A* **91**, 012305 (2015).
- [80] P. Aliferis, D. Gottesman, and J. Preskill, *Quantum Accuracy Threshold for Concatenated Distance-3 Codes*, *Quantum Inf. Comput.* **6**, 97 (2006).
- [81] T. Szkopek, P. O. Boykin, H. Fan, V. P. Roychowdhury, E. Yablonovitch, G. Simms, M. Gyure, and B. Fong, *Threshold Error Penalty for Fault-Tolerant Quantum Computation with Nearest Neighbor Communication*, *IEEE Trans. Nanotechnol.* **5**, 42 (2006).
- [82] K. M. Svore, D. P. DiVincenzo, and B. M. Terhal, *Noise Threshold for a Fault-Tolerant Two-Dimensional Lattice Architecture*, *Quantum Inf. Comput.* **7**, 297 (2007).
- [83] A. G. Fowler, A. M. Stephens, and P. Groszkowski, *High-Threshold Universal Quantum Computation on the Surface Code*, *Phys. Rev. A* **80**, 052312 (2009).
- [84] D. S. Wang, A. G. Fowler, A. M. Stephens, and L. C. L. Hollenberg, *Threshold Error Rates for the Toric and Surface Codes*, *Quantum Inf. Comput.* **10**, 456 (2010).
- [85] G. Duclos-Cianci and D. Poulin, *Fast Decoders for Topological Quantum Codes*, *Phys. Rev. Lett.* **104**, 050504 (2010).
- [86] J. R. Wootton and D. Loss, *High Threshold Error Correction for the Surface Code*, *Phys. Rev. Lett.* **109**, 160503 (2012).
- [87] A. M. Stephens, *Efficient Fault-Tolerant Decoding of Topological Color Codes*, [arXiv:1402.3037](https://arxiv.org/abs/1402.3037).
- [88] J. P. Dehollain, J. J. Pla, E. Siew, K. Y. Tan, A. S. Dzurak, and A. Morello, *Nanoscale Broadband Transmission Lines for Spin Qubit Control*, *Nanotechnology* **24**, 015202 (2013).
- [89] J. I. Colless, A. C. Mahoney, J. M. Hornibrook, A. C. Doherty, H. Lu, A. C. Gossard, and D. J. Reilly, *Dispersive Readout of a Few-Electron Double Quantum Dot with Fast rf Gate Sensors*, *Phys. Rev. Lett.* **110**, 046805 (2013).
- [90] A. R. Schmidt, E. Henry, C. C. Lo, Y.-T. Wang, H. Li, L. Greenman, O. Namaan, T. Schenkel, K. B. Whaley, J. Bokor, E. Yablonovitch, and I. Siddiqi, *A Prototype Silicon Double Quantum Dot with Dispersive Microwave Readout*, *J. Appl. Phys.* **116**, 044503 (2014).
- [91] J. Stehlik, Y.-Y. Liu, C. M. Quintana, C. Eichler, T. R. Hartke, and J. R. Petta, *Fast Charge Sensing of a Cavity-Coupled Double Quantum Dot Using a Josephson Parametric Amplifier*, *Phys. Rev. Applied* **4**, 014018 (2015).
- [92] A. C. Johnson, J. R. Petta, J. M. Taylor, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson, and A. C. Gossard, *Triplet-Singlet Spin Relaxation via Nuclei in a Double Quantum Dot*, *Nature (London)* **435**, 925 (2005).
- [93] N. Shaji, C. B. Simmons, M. Thalakulam, L. J. Klein, H. Qin, H. Luo, D. E. Savage, M. G. Lagally, A. J. Rimberg, R. Joynt, M. Friesen, R. H. Blick, S. N. Coppersmith, and M. A. Eriksson, *Spin Blockade and Lifetime-Enhanced Transport in a Few-Electron Si/SiGe Double Quantum Dot*, *Nat. Phys.* **4**, 540 (2008).
- [94] H. W. Liu, T. Fujisawa, Y. Ono, H. Inokawa, A. Fujiwara, K. Takashina, and Y. Hirayama, *Pauli-Spin-Blockade Transport through a Silicon Double Quantum Dot*, *Phys. Rev. B* **77**, 073310 (2008).
- [95] A. Laucht, J. T. Muhonen, F. A. Mohiyaddin, R. Kalra, J. P. Dehollain, S. Freer, F. E. Hudson, M. Veldhorst, R. Rahman, G. Klimeck, K. M. Itoh, D. N. Jamieson, J. C. McCallum, A. S. Dzurak, and A. Morello, *Electrically Controlling Single-Spin Qubits in a Continuous Microwave Field*, *Sci. Adv.* **1**, e1500022 (2015).
- [96] R. Schutjens, F. Abu Dagga, D. J. Egger, and F. K. Wilhelm, *Single-Qubit Gates in Frequency-Crowded Transmon Systems*, *Phys. Rev. A* **88**, 052330 (2013).
- [97] L. Viola, E. Knill, and S. Lloyd, *Dynamical Decoupling of Open Quantum Systems*, *Phys. Rev. Lett.* **82**, 2417 (1999).
- [98] A. J. Sigillito, H. Malissa, A. M. Tyryshkin, H. Riemann, N. V. Abrosimov, P. Becker, H.-J. Pohl, M. L. W. Thewalt, K. M. Itoh, J. J. L. Morton, A. A. Houck, D. I. Schuster, and S. A. Lyon, *Fast, Low-Power Manipulation of Spin Ensembles in Superconducting Microresonators*, *Appl. Phys. Lett.* **104**, 222407 (2014).
- [99] W. W. Witzel, I. Montañó, R. P. Muller, and M. S. Carroll, *Multiqubit Gates Protected by Adiabaticity and Dynamical Decoupling Applicable to Donor Qubits in Silicon*, *Phys. Rev. B* **92**, 081407 (2015).
- [100] D. M. Zajac, T. M. Hazard, X. Mi, K. Wang, and J. R. Petta, *A Reconfigurable Gate Architecture for Si/SiGe Quantum Dots*, *Appl. Phys. Lett.* **106**, 223507 (2015).
- [101] C. H. Yang, A. Rossi, R. Ruskov, N. S. Lai, F. A. Mohiyaddin, S. Lee, C. Tahan, G. Klimeck, A. Morello, and A. S. Dzurak, *Spin-Valley Lifetimes in a Silicon Quantum Dot with Tunable Valley Splitting*, *Nat. Commun.* **4**, 2069 (2013).
- [102] N. S. Lai, W. H. Lim, C. H. Yang, F. A. Zwanenburg, W. A. Coish, F. Qassemi, A. Morello, and A. S. Dzurak, *Pauli Spin Blockade in a Highly Tunable Silicon Double Quantum Dot*, *Sci. Rep.* **1**, 110 (2011).
- [103] K. Ono, D. G. Austing, Y. Tokura, and S. Tarucha, *Current Rectification by Pauli Exclusion in a Weakly Coupled Double Quantum Dot System*, *Science* **297**, 1313 (2002).
- [104] R. M. Jock, N. T. Jacobson, P. Harvey-Collard, A. M. Mounce, V. Srinivasa, D. R. Ward, J. Anderson, R. Manginell, J. R. Wendt, M. Rudolph, T. Pluym, J. K. Gamble, A. D. Baczewski, W. M. Witzel, and M. S. Carroll, *Probing Low Noise at the MOS Interface with a Spin-Orbit Qubit*, [arXiv:1707.04357](https://arxiv.org/abs/1707.04357).
- [105] M. A. Fogarty, K. W. Chan, B. Hensen, W. Huang, T. Tanttu, C. H. Yang, A. Laucht, M. Veldhorst, F. E. Hudson, K. M. Itoh, D. Culcer, A. Morello, and A. S. Dzurak, *Integrated Silicon Qubit Platform with Single-Spin Addressability, Exchange Control and Robust Single-Shot Singlet-Triplet Readout*, [arXiv:1708.03445](https://arxiv.org/abs/1708.03445).
- [106] J. P. Gordon and K. D. Bowers, *Microwave Spin Echoes from Donor Electrons in Silicon*, *Phys. Rev. Lett.* **1**, 368 (1958).
- [107] R. Vrijen, E. Yablonovitch, K. Wang, H. W. Jiang, A. Balandin, V. Roychowdhury, T. Mor, and D. DiVincenzo,

- Electron-Spin-Resonance Transistors for Quantum Computing in Silicon-Germanium Heterostructures*, *Phys. Rev. A* **62**, 012306 (2000).
- [108] S. A. Wolf, D. D. Awschalom, R. A. Buhrman, J. M. Daughton, S. Von Molnar, M. L. Roukes, A. Y. Chtchelkanova, and D. M. Treger, *Spintronics: A Spin-Based Electronics Vision for the Future*, *Science* **294**, 1488 (2001).
- [109] A. M. Tyryshkin, S. A. Lyon, A. V. Astashkin, and A. M. Raitsimring, *Electron Spin Relaxation Times of Phosphorus Donors in Silicon*, *Phys. Rev. B* **68**, 193207 (2003).
- [110] J. M. Taylor, J. R. Petta, A. C. Johnson, A. Yacoby, C. M. Marcus, and M. D. Lukin, *Relaxation, Dephasing, and Quantum Control of Electron Spins in Double Quantum Dots*, *Phys. Rev. B* **76**, 035315 (2007).
- [111] T. Meunier, V. E. Calado, and L. M. K. Vandersypen, *Efficient Controlled-Phase Gate for Single-Spin Qubits in Quantum Dots*, *Phys. Rev. B* **83**, 121403 (2011).
- [112] B. M. Freeman, J. S. Schoenfeld, and H. W. Jiang, *Comparison of Low Frequency Charge Noise in Identically Patterned Si/SiO₂ and Si/SiGe Quantum Dots*, *Appl. Phys. Lett.* **108**, 253108 (2016).
- [113] T. A. Baart, T. Fujita, C. R. W. Wegscheider, and L. M. K. Vandersypen, *Coherent Spin-Exchange via a Quantum Mediator*, *Nat. Nanotechnol.* **12**, 26 (2017).
- [114] M. J. Rančić and G. Burkard, *Ultraslow Operation of Spin Qubits with Superexchange Coupling*, *Phys. Rev. B* **96**, 201304 (2017).
- [115] S. Wimperis, *Broadband, Narrowband, and Passband Composite Pulses for Use in Advanced NMR Experiments*, *J. Magn. Reson., Ser. A* **109**, 221 (1994).
- [116] H. K. Cummins, G. Llewellyn, and J. A. Jones, *Tackling Systematic Errors in Quantum Logic Gates with Composite Rotations*, *Phys. Rev. A* **67**, 042308 (2003).
- [117] K. R. Brown, A. W. Harrow, and I. L. Chuang, *Arbitrarily Accurate Composite Pulse Sequences*, *Phys. Rev. A* **70**, 052318 (2004).
- [118] M. Bando, T. Ichikawa, Y. Kondo, and M. Nakahara, *Concatenated Composite Pulses Compensating Simultaneous Systematic Errors*, *J. Phys. Soc. Jpn.* **82**, 014004 (2013).
- [119] C. Kabytayev, T. J. Green, K. Khodjasteh, M. J. Biercuk, L. Viola, and K. R. Brown, *Robustness of Composite Pulses to Time-Dependent Control Noise*, *Phys. Rev. A* **90**, 012316 (2014).
- [120] N. Khaneja, T. Reiss, C. Kehlet, T. Schulte-Herbruggen, and S. J. Glaser, *Optimal control of coupled spin dynamics: design of nmr pulse sequences by gradient ascent algorithms*, *J. Magn. Reson.* **172**, 296 (2005).
- [121] X. Wang, F. A. Calderon-Vargas, M. S. Rana, J. P. Kestner, E. Barnes, and S. D. Sarma, *Noise-Compensating Pulses for Electrostatically Controlled Silicon Spin Qubits*, *Phys. Rev. B* **90**, 155306 (2014).
- [122] J. Ghosh, A. Galiutdinov, Z. Zhou, A. N. Korotkov, J. M. Martinis, and M. R. Geller, *High-Fidelity Controlled- σ^z Gate for Resonator-Based Superconducting Quantum Computers*, *Phys. Rev. A* **87**, 022309 (2013).
- [123] R. Barends, J. Kelly, A. Megrant, A. Veitia, D. Sank, E. Jeffrey, T. C. White, J. Mutus, A. G. Fowler, B. Campbell, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, C. Neill, P. O'Malley, P. Roushan, A. Vainsencher, J. Wenner, A. N. Korotkov, A. N. Cleland, and J. M. Martinis, *Superconducting Quantum Circuits at the Surface Code Threshold for Fault Tolerance*, *Nature (London)* **508**, 500 (2014).
- [124] A. R. Calderbank and P. W. Shor, *Good Quantum Error-Correcting Codes Exist*, *Phys. Rev. A* **54**, 1098 (1996).
- [125] A. Steane, *Multiple-Particle Interference and Quantum Error Correction*, *Proc. R. Soc. A* **452**, 2551 (1996).
- [126] S. Bravyi and A. Kitaev, *Universal Quantum Computation with Ideal Clifford Gates and Noisy Ancillas*, *Phys. Rev. A* **71**, 022316 (2005).
- [127] A. Y. Kitaev, *Fault-Tolerant Quantum Computation by Anyons*, *Ann. Phys. (Amsterdam)* **303**, 2 (2003).
- [128] E. Dennis, A. Kitaev, A. Landahl, and J. Preskill, *Topological Quantum Memory*, *J. Math. Phys. (N.Y.)* **43**, 4452 (2002).
- [129] S. J. Devitt, A. G. Fowler, A. M. Stephens, A. D. Greentree, L. C. L. Hollenberg, W. J. Munro, and K. Nemoto, *Architectural Design for a Topological Cluster State Quantum Computer*, *New J. Phys.* **11**, 083032 (2009).
- [130] H. Bombin and M. A. Martin-Delgado, *Topological Computation without Braiding*, *Phys. Rev. Lett.* **98**, 160502 (2007).
- [131] A. Landahl, J. T. Anderson, and P. R. Rice, *Fault-Tolerant Quantum Computing with Color Codes*, arXiv:1108.5738.
- [132] A. Landahl and C. Ryan-Anderson, *Quantum Computing by Color-Code Lattice Surgery*, arXiv:1407.5103.
- [133] A. Kubica and M. E. Beverland, *Universal Transversal Gates with Color Codes: A Simplified Approach*, *Phys. Rev. A* **91**, 032330 (2015).
- [134] B. J. Brown, N. H. Nickerson, and D. E. Browne, *Fault-Tolerant Error Correction with the Gauge Color Code*, *Nat. Commun.* **7**, 12302 (2016).
- [135] H. Bombín, *Gauge Color Codes: Optimal Transversal Gates and Gauge Fixing in Topological Stabilizer Codes*, *New J. Phys.* **17**, 083002 (2015).
- [136] C. Jones, P. Brooks, and J. Harrington, *Gauge Color Codes in Two Dimensions*, *Phys. Rev. A* **93**, 052332 (2016).
- [137] B. Criger and B. Terhal, *Noise Thresholds for the $[[4, 2, 2]]$ -Concatenated Toric Code*, *Quantum Inf. Comput.* **16**, 1261 (2016).
- [138] Y. Li and S. Benjamin, *One-Dimensional Quantum Computing with a "Segmented Chain" Is Feasible with Today's Gate Fidelities*, arXiv:1702.05657.
- [139] C. Horsman, A. G. Fowler, S. Devitt, and R. Van Meter, *Surface Code Quantum Computing by Lattice Surgery*, *New J. Phys.* **14**, 123011 (2012).
- [140] D. Poulin, *Optimal and Efficient Decoding of Concatenated Quantum Block Codes*, *Phys. Rev. A* **74**, 052333 (2006).
- [141] F. M. Spedalieri and V. P. Roychowdhury, *Latency in Local, Two-Dimensional, Fault-Tolerant Quantum Computing*, *Quantum Inf. Comput.* **9**, 666 (2009).
- [142] D. Gottesman, *Fault-Tolerant Quantum Computation with Local Gates*, *J. Mod. Opt.* **47**, 333 (2000).
- [143] A. G. Fowler, *Constructing Arbitrary Steane Code Single Logical Qubit Fault-Tolerant Gates*, *Quantum Inf. Comput.* **11**, 867 (2011).

- [144] V. Kliuchnikov, D. Maslov, and M. Mosca, *Fast and Efficient Exact Synthesis of Single Qubit Unitaries Generated by Clifford and T Gates*, *Quantum Inf. Comput.* **13**, 607 (2013).
- [145] N.J. Ross and P. Selinger, *Optimal Ancilla-Free Clifford + T Approximation of Z-Rotations*, *Quantum Inf. Comput.* **16**, 901 (2016).
- [146] A. Bocharov, M. Roetteler, and K.M. Svore, *Efficient Synthesis of Universal Repeat-Until-Success Quantum Circuits*, *Phys. Rev. Lett.* **114**, 080502 (2015).
- [147] A. M. Steane, *Active Stabilization, Quantum Computation, and Quantum State Synthesis*, *Phys. Rev. Lett.* **78**, 2252 (1997).
- [148] Z. W. E. Evans and A. M. Stephens, *Message Passing in Fault-Tolerant Quantum Error Correction*, *Phys. Rev. A* **78**, 062317 (2008).
- [149] P. Aliferis and J. Preskill, *Fibonacci Scheme for Fault-Tolerant Quantum Computation*, *Phys. Rev. A* **79**, 012332 (2009).
- [150] Y. Tomita and K. M. Svore, *Low-Distance Surface Codes under Realistic Quantum Noise*, *Phys. Rev. A* **90**, 062320 (2014).
- [151] J. R. Wootton, J. R. Winkler, and D. Loss, *Noise Thresholds for Minimal Surface Code Experiments*, *Phys. Rev. A* **96**, 032338 (2017).
- [152] E. Abe, H. Wu, A. Ardavan, and J. J. L. Morton, *Electron Spin Ensemble Strongly Coupled to a Three-Dimensional Microwave Cavity*, *Appl. Phys. Lett.* **98**, 251108 (2011).
- [153] A. Bienfait, J. J. Pla, Y. Kubo, M. Stern, X. Zhou, C. C. Lo, C. D. Weis, T. Schenkel, M. L. W. Thewalt, D. Vion, D. Esteve, B. Julsgaard, K. Mølmer, J. J. L. Morton, and P. Bertet, *Reaching the Quantum Limit of Sensitivity in Electron Spin Resonance*, *Nat. Nanotechnol.* **11**, 253 (2016).
- [154] T. Brecht, W. Pfaff, C. Wang, Y. Chu, L. Frunzio, M. H. Devoret, and R. J. Schoelkopf, *Multilayer Microwave Integrated Quantum Circuits for Scalable Quantum Computing*, *npj Quantum Inf.* **2**, 16002 (2016).
- [155] J. H. Béjanin, T. G. McConkey, J. R. Rinehart, C. T. Earnest, C. R. H. McRae, D. Shiri, J. D. Bateman, Y. Rohanizadegan, B. Penava, P. Breul, S. Royak, M. Zapatka, A. G. Fowler, and M. Mariantoni, *The Quantum Socket: Three-Dimensional Wiring for Extensible Quantum Computing*, *Phys. Rev. Applied* **6**, 044010 (2016).
- [156] S. D. Barrett and T. M. Stace, *Fault Tolerant Quantum Computation with Very High Threshold for Loss Errors*, *Phys. Rev. Lett.* **105**, 200502 (2010).
- [157] S. Nagayama, A. G. Fowler, D. Horsman, S. J. Devitt, and R. Van Meter, *Surface Code Error Correction on a Defective Lattice*, *New J. Phys.* **19**, 023050 (2017).
- [158] E. Knill, R. Laflamme, and G. J. Milburn, *A Scheme for Efficient Quantum Computation with Linear Optics*, *Nature (London)* **409**, 46 (2001).
- [159] T. C. Ralph, A. J. F. Hayes, and A. Gilchrist, *Loss-Tolerant Optical Qubits*, *Phys. Rev. Lett.* **95**, 100501 (2005).
- [160] D. A. Herrera-Martí, A. G. Fowler, D. Jennings, and T. Rudolph, *Photonic Implementation for the Topological Cluster-state Quantum Computer*, *Phys. Rev. A* **82**, 032332 (2010).
- [161] C. Monroe, R. Raussendorf, A. Ruthven, K. R. Brown, P. Maunz, L.-M. Duan, and J. Kim, *Large-Scale Modular Quantum-Computer Architecture with Atomic Memory and Photonic Interconnects*, *Phys. Rev. A* **89**, 022317 (2014).
- [162] K. Nemoto, M. Trupke, S. J. Devitt, A. M. Stephens, B. Scharfenberger, K. Buczak, T. Nöbauer, M. S. Everitt, J. Schmiedmayer, and W. J. Munro, *Photonic Architecture for Scalable Quantum Information Processing in Diamond*, *Phys. Rev. X* **4**, 031022 (2014).
- [163] Y.-C. Tang and G.-X. Miao, *Robust Surface Code Topology against Sparse Fabrication Defects in a Superconducting-Qubit Array*, *Phys. Rev. A* **93**, 032322 (2016).
- [164] Y. Li, Sean D. Barrett, T. M. Stace, and S. C. Benjamin, *Fault Tolerant Quantum Computation with Nondeterministic Gates*, *Phys. Rev. Lett.* **105**, 250502 (2010).
- [165] W. J. Munro, A. M. Stephens, S. J. Devitt, K. A. Harrison, and K. Nemoto, *Quantum Communication without the Necessity of Quantum Memories*, *Nat. Photonics* **6**, 777 (2012).
- [166] S. Muralidharan, J. Kim, N. Lütkenhaus, M. D. Lukin, and L. Jiang, *Ultrafast and Fault-Tolerant Quantum Communication across Long Distances*, *Phys. Rev. Lett.* **112**, 250501 (2014).
- [167] W. K. Hensinger, S. Olmschenk, D. Stick, D. Hucul, M. Yeo, M. Acton, L. Deslauriers, C. Monroe, and J. Rabchuk, *T-Junction Ion Trap Array for Two-Dimensional Ion Shuttling, Storage, and Manipulation*, *Appl. Phys. Lett.* **88**, 034101 (2006).
- [168] R. B. Blakestad, C. Ospelkaus, A. P. VanDevender, J. M. Amini, J. Britton, D. Leibfried, and D. J. Wineland, *High-Fidelity Transport of Trapped-Ion Qubits through an X-Junction Trap Array*, *Phys. Rev. Lett.* **102**, 153002 (2009).
- [169] D. L. Moehring, C. Highstrete, D. Stick, K. M. Fortier, R. Haltli, C. Tigges, and M. G. Blain, *Design, Fabrication and Experimental Demonstration of Junction Surface Ion Traps*, *New J. Phys.* **13**, 075018 (2011).
- [170] R. C. Sterling, H. Rattanasonti, S. Weidt, K. Lake, P. Srinivasan, S. C. Webster, M. Kraft, and W. K. Hensinger, *Fabrication and Operation of a Two-Dimensional Ion-Trap Lattice on a High-Voltage Microchip*, *Nat. Commun.* **5**, 3637 (2014).
- [171] D. Rotta, M. De Michielis, E. Ferraro, M. Fanciulli, and E. Prati, *Maximum Density of Quantum Information in a Scalable CMOS Implementation of the Hybrid Qubit Architecture*, *Quantum Inf. Process.* **15**, 2253 (2016).
- [172] L. C. L. Hollenberg, A. D. Greentree, A. G. Fowler, and C. J. Wellard, *Two-Dimensional Architectures for Donor-Based Quantum Computing*, *Phys. Rev. B* **74**, 045311 (2006).
- [173] R. Raussendorf, J. Harrington, and K. Goyal, *Topological Fault-Tolerance in Cluster State Quantum Computation*, *New J. Phys.* **9**, 199 (2007).
- [174] S. Goswami, K. A. Slinker, M. Friesen, L. M. McGuire, J. L. Truitt, C. Tahan, L. J. Klein, J. O. Chu, P. M. Mooney, D. W. Van Der Weide *et al.*, *Controllable Valley Splitting in Silicon Quantum Devices*, *Nat. Phys.* **3**, 41 (2007).
- [175] S. Chesi, Y.-D. Wang, J. Yoneda, T. Otsuka, S. Tarucha, and D. Loss, *Single-Spin Manipulation in a Double*

- Quantum Dot in the Field of a Micromagnet*, *Phys. Rev. B* **90**, 235311 (2014).
- [176] M. D. Shulman, S. P. Harvey, J. M. Nichol, S. D. Bartlett, A. C. Doherty, V. Umansky, and A. Yacoby, *Suppressing Qubit Dephasing Using Real-Time Hamiltonian Estimation*, *Nat. Commun.* **5**, 5156 (2014).
- [177] H. W. Jiang and E. Yablonovitch, *Gate-Controlled Electron Spin Resonance in GaAs/Al_xGa_{1-x}As Heterostructures*, *Phys. Rev. B* **64**, 041307 (2001).
- [178] G. Pica, B. W. Lovett, R. N. Bhatt, T. Schenkel, and S. A. Lyon, *Surface Code Architecture for Donors and Dots in Silicon with Imprecise and Nonuniform Qubit Couplings*, *Phys. Rev. B* **93**, 035306 (2016).
- [179] M. S. Leifer and D. Poulin, *Quantum Graphical Models and Belief Propagation*, *Ann. Phys. (Amsterdam)* **323**, 1899 (2008).
- [180] Y. J. Wang, B. C. Sanders, B. M. Bai, and X. M. Wang, *Enhanced Feedback Iterative Decoding of Sparse Quantum Codes*, *IEEE Trans. Inf. Theory* **58**, 1231 (2012).
- [181] R. G. Gallager, *Low-Density Parity-Check Codes* (MIT Press, Cambridge, MA, 1963).
- [182] Z. W. E. Evans and A. M. Stephens, *Optimal Correction of Concatenated Fault-Tolerant Quantum Codes*, *Quantum Inf. Process.* **11**, 1511 (2012).
- [183] H. Goto and H. Uchikawa, *Fault-Tolerant Quantum Computation with a Soft-Decision Decoder for Error Correction and Detection by Teleportation*, *Sci. Rep.* **3**, 2044 (2013).
- [184] G. D. Forney, *The Viterbi Algorithm*, *Proc. IEEE* **61**, 268 (1973).