Au/GaAs interface annealing study by positron-lifetime spectroscopy

Y.Y. Shan, B.K. Panda, S.Fung, and C.D. Beling Department of Physics, The University of Hong Kong, Hong Kong

Y.Y. Wang

Institute of High Energy Physics, Beijing, People's Republic of China (Received 21 November 1994; revised manuscript received 5 May 1995)

Structural changes of annealed Au contacts on semi-insulating GaAs have been observed by conventional positron lifetime-spectroscopy in which a significant fraction of positrons are drifted from a ²²Na source to the contact by an electric field. For annealing temperatures below 200 °C it is found that the interface traps positrons into microvoids with a characteristic positron lifetime of 380 ± 10 ps. For annealing in the range of 300 °C-400 °C a 150 ± 20 ps additional component appears in the lifetime spectra that is attributed to positrons annihilating from AuGa phases at the interface. The most likely explanation for this sudden onset of the positron component in the AuGa phases is that the changes in the GaAs near surface electron chemical potential, brought about by annealing, affect the interfacial dipole in such a way as to allow a favorable potential barrier for positron penetration into the metallic phase.

The Au/GaAs contact has been widely studied, having been subject to a variety of techniques such as Auger electron spectroscopy, Rutherford back scattering, and photoemission spectroscopy, but there still exist many uncertainties about the structure of the interface.¹ From these studies, however, a general picture has emerged of significant Ga and As chemical disolution into the Au overlayer even at room temperature.² Structural changes occur in the contact only when temperatures of around 200–250 °C are reached, at which point significant As outdiffusion occurs leaving behind a Ga rich interfacial region.³ At still higher temperatures (>350 °C) increased Ga and As outdiffusion and Au indiffusion is found to be accompanied by a precipitation of monocrystalline Au from AuGa phases.⁴

The present work is a development from the recent positron-lifetime study carried out on the nonannealed Au/GaAs semi-insulating (SI) system in our laboratory⁵ and aims at demonstrating that conventional positron-lifetime spectroscopy can be used to study metal-semiconductor systems. In the previous work the Schottky-like junction was subjected to both forward and reverse bias. Moreover, the interface was found to contain many open-volume microvoids that trapped electric field drifted positrons and gave rise to a long lifetime component (~ 400 ps) in the lifetime spectra. In the forward bias condition the observed intensity of the microvoid component was found to be small, but with increasing reverse bias a large increase in the intensity was noted. This increase resulted from the deep donor EL2 ionization adjacent to the Schottky-like barrier causing an intense electric field to be experienced by positrons in its vicinity thus causing around 10% of positrons from the conventional ²²Na source to be drifted to the Au/GaAs (SI) interface. The fact that this was a large enough fraction for meaningful studies of the Au/GaAs interface to be carried out was a major motivation behind the present study.

The samples used in this study were obtained from ICI Wafer Technology Ltd. and were undoped liquid encapsulated Czochralski grown SI-GaAs(100) with a room temperature resistivity of $10^8 \ \Omega \,\mathrm{cm}$ and thickness 0.5 mm. The EL2 and C concentrations of the wafer were given as 1.5×10^{16} cm⁻³ and $9 \pm 6 \times 10^{14}$ cm⁻³, respectively. Five identical sets of $10 \times 10 \text{ mm}^2$ samples were prepared as previously detailed.⁵ A 1000-Å Au layer was thermally evaporated onto the surfaces of each piece of the sample forming a circular spot of 8 mm diameter. The films were deposited by thermal evaporation from a W boat at a rate of 30-50 Å s⁻¹ and in a vacuum of 1×10^{-6} Torr. Four of the identical sets of samples were annealed for 30 min at 100 °C, 200 °C, 300 °C, and 400 °C, respectively, while one set remained nonannealed. The annealing was performed under a flow of forming gas $(80\% N_2 \text{ and } 20\% H_2)$ to prevent oxidation.

The configuration of the samples and their electrical connections was essentially the same as that used previously.⁵ As in our previous work a 25- μ Ci ²²Na source encapsulated in 1- μ m-thick Ni foils was used in this work. A 100-V dc bias was then applied across the samples so that the internal electric field drifted positrons towards the injecting contacts. Positron-lifetime spectra were accumulated using a "fast-fast" coincidence spectrometer with a time resolution of 235 ps and approximately 2×10^6 counts were collected for each spectrum. Lifetime spectra were analyzed using the program POSITRONFIT,⁶ great care being taken to correctly subtract the source corrections due to the Ni foils which exhibited a longer lifetime (~ 400 ps) similar in value to that coming from the Au/GaAs interface. For this procedure we first obtained a high count spectrum for nonmetalized SI-GaAs using a weak 1.5 μ Ci directly deposited source. Following Dannefaer et al.⁷ this spectrum (3.5% of 404 ps and 96.5%of 223 ps) was taken as being free from source components. With the 1.5 μ Ci source removed and the 28 μ Ci Ni foil source inserted another high count spectrum was

0163-1829/95/52(7)/4724(4)/\$06.00

52 4724



FIG. 1. Lifetimes and intensities of components in the lifetime spectra from Au/GaAs samples as a function of annealing temperature. The reverse bias applied to the Au/GaAs contacts is 100 V, with an estimated 6-7% of positrons drifting to and annihilating from the interface.

analyzed constraining the form of the SI-GaAs subspectrum, from which procedure a 15.5% Ni source spectrum was found. This spectrum, comprising 53% of 389 ps and 47% of 145 ps, was similar to the source correction (7.2% of a 390 ps) used by Dannefaer *et al.* for a 30- μ Ci Ni foil source.⁷

Figure 1 shows the experimental results of the lifetimes and their relative intensities as a function of annealing temperature. For the nonannealed, 100 °C and 200 °C annealed samples, two exponential components were found to fit the lifetime spectra well. The shorter component (τ_1), which corresponds to the GaAs bulk lifetime, is around 220–230 ps while the longer component (τ_2) of 380 ps is interpreted as that arising from positrons trapped in microvoids. The value of I_2 (10%) is consistent with the value obtained in Ref. 5 for a 100 V bias and does not change for these low temperature anneals.

The lifetime spectra corresponding to the annealing temperatures 300 °C and 400 °C could not obtain a good χ^2 value with a two component fit. However, by assuming three exponential components the lifetime spectra could be fitted well. As seen in Fig. 1 the microvoid lifetime τ_2 increases to about 500±20 ps and a shorter lifetime component τ_3 (150–185 ps) appears in the spectra, with the value of I_2 decreasing to about 3%.

With a nonfully microvoid trapping interface, a twostate model (semiconductor bulk and microvoid) is no longer suitable for samples annealed above 200 °C. Here, in a simple extension of our earlier work,⁵ we construct a



FIG. 2. (a) Spatial structure of the interface employed in the present work. j(t) is the positron current into the interface and f is the fraction of positrons that transmit into the Au-alloyed phases. (b) Schematic diagram of trapping from the substrate into interface microvoids. States $|b\rangle$ and $|d\rangle$ are those of positrons in the low electric field bulk and high field depletion regions, respectively (Ref. 5).

three-state model (semiconductor bulk, microvoid, and Au-related alloy) to explain the measured results and estimate the interface microvoid concentration. This model is shown schematically in Fig. 2. The thermalized positron current j(t) into the interface, being just determined by positron drift parameters in the semiconductor, remains identical to that used in the twostate model.⁵ On reaching the interface, however, only a fraction (1-f) of positrons directly trap into microvoids. These microvoids are associated with the boundary between the single crystal substrate and the polycrystalline Au-related phases at the interface. They are most likely to be open volumes associated with grain boundaries. The trapping into these open-volume sites is most likely to be a two-state one, the first state being a weakly bound interface state with the positron delocalized in the plane of the interface boundary, followed by a trapping into a lower energy microvoid state the latter being localized somewhere along the boundary. This process is analogous to that of dislocation trapping at low temperatures in which the positron subsequently traps into a vacancy.⁸ The remaining fraction f of drifted positrons lose little or no energy at the boundary and penetrate directly into Au or Au-related microcrystals. The fact that positrons are able to transit from GaAs to such microcrystals is not unexpected since one prediction gives the energy barrier for positrons at the Au/GaAs interface as $< 0.14 \text{ eV}.^5$ Once in the Au-related phases they annihilate at a faster rate λ_3 but are also subject to trapping into microvoids with trapping rate given by^8

$$\kappa = 4\pi R D_+ C_v \tag{1}$$

where R is the radius of the microvoid, D_+ is the diffusion coefficient for positrons in the microcrystal, and C_v is the microvoid concentration. Considering a single microvoid state, which has the two population mechanisms mentioned and taking the detrapping of positrons from microvoids to be negligible, the following rate equations describe the system:

$$\frac{dn_2(t)}{dt} = -\lambda_2 n_2 + \kappa n_3 + (1 - f)j(t) ,$$

$$\frac{dn_3(t)}{dt} = -\lambda_3 n_3 - \kappa n_3 + fj(t) , \qquad (2)$$

where

$$j(t) = \begin{cases} N\alpha v_d e^{-(\alpha v_d + \lambda_b)t} & (t < W/v_d) \\ N\alpha v_b e^{-\lambda_b t} e^{-\alpha [v_b t + (1 - v_b/v_d)W]} & (t \ge W/v_d) \end{cases}$$
(3)

and where n_2 and n_3 correspond to the numbers of positrons in the microvoid and interface Au-related alloy structures, respectively. Here W is the depletion region width, α^{-1} is the mean positron implantation depth, and v_b and v_d are the positron drift velocities in the bulk and depletion regions of the substrate, respectively. Similarly λ_b and λ_2 are the bulk and microvoid annihilation rates, respectively.

From Eqs. (2) and (3) the relative intensities of positrons annihilating in interfacial microvoids I_2 and Au-related alloy I_3 under the conditions $v_b \ll v_d < \lambda_b/\alpha$ may be shown to be⁹

$$I_2 = \frac{\alpha v_d [\kappa + (1 - f)(\lambda_3 - \lambda_2)] [1 - e^{\alpha W (1 + \lambda_b / \alpha v_d)}]}{(\alpha v_d + \lambda_b - \lambda_2) (\lambda_3 + \kappa - \lambda_2)}$$
(4)



FIG. 3. Model prediction for the lifetime intensity components of the two Au/GaAs interface states as a function of microvoid trapping rate κ . I_2 is the component deriving from microvoids and I_3 is that from Au-alloyed phases. The highlighted portions indicate the experimentally observed values of I_2 and I_3 after annealing at 300 and 400 °C.

 \mathbf{and}

$$I_{3} = \frac{f \alpha v_{d} (\lambda_{3} - \lambda_{2}) [1 - e^{-\alpha W (1 + \lambda_{b} / \alpha v_{d})}]}{(\alpha v_{d} + \lambda_{b} - \lambda_{3} - \kappa) (\lambda_{3} + \kappa - \lambda_{2})} .$$
(5)

As expected, Eq. (4) reduces to Eq. (12) of Ref. 5 under the conditions f = 0 (complete trapping into metalsemiconductor boundary microvoids) and $\kappa \to \infty$ (saturation trapping by Au overlayer microvoids). These cases, which are experimentally indistinguishable, are representative of the nonannealed, 100 °C and 200 °C samples since we have not been able to resolve any short Au-related lifetime component in these spectra.

In the case of the $300\,^\circ\mathrm{C}$ and $400\,^\circ\mathrm{C}$ annealed samples the indistinguishability between these two types of microvoid trapping processes is not present. This may be seen from Fig. 3 which shows the dependence of the lifetime intensities I_2 and I_3 on the trapping rate κ for different values of f. The highlighted parts of the curves show, inclusive of a 1σ error bar, the experimentally observed values of I_2 and I_3 . It is noted that a high value of f = 1 is not allowed since there is no value of κ capable of giving both I_2 and I_3 . Moreover, low values of f < 0.6 are also forbidden since these would not give sufficient positrons entering the Au-alloyed phases to explain the observed value of I_3 . An acceptable range of fis seen to be between 0.6 and 0.8. It is also noted that the trapping rate κ must be less than 3×10^8 s⁻¹. From this observation we may use Eq. (1) to put a limit on the concentration of microvoids in the 300 $^{\circ}\mathrm{C}$ and 400 $^{\circ}\mathrm{C}$ annealed samples. Since it known that D_+ values for most metals lie in the range $0.04-1 \text{ cm}^2 \text{ s}^{-1}$ (Ref. 10) and from the value of τ_2 that the mean radius R of the microvoids is 7 Å (Ref. 5) we find the concentration of microvoids in these higher temperature annealed samples to be less than 5×10^{15} cm⁻³.

With reference to the sharp transition occurring between 200 and 300 °C it might be argued that interdiffused Au could dope the GaAs in such a way as to reduce the near contact electric field in the higher temperature range. Such arguments would however seem untenable on a number of grounds. In the first place it is known that there is no sudden increase in Au indiffusion in this temperature range. Rather the Au diffuses into the GaAs to depths of 0.15–1 μ m in as-deposited films even at room temperature with a penetration that does not increase significantly beyond this until temperatures in excess of 400 °C are reached.^{11,12} While there is currently some uncertainty about the question of acceptor and donor states induced by Au diffusion in GaAs (Refs. 13, 14, and 3), we point out that penetration of any metalicity into the substrate is unlikely to alter the spatial electric field structure seen by positrons significantly. If, as seems to be the case, that the Au induces shallow acceptors¹³ the metallic part of the interface will penetrate into the GaAs and the electric field profile will shift laterally by the penetration depth. Such a shift (~1 μ m), apart from being expected to the same extent at all annealing temperatures, would not affect the positron diffusion significantly as positrons are implanted over much larger distances ($\sim 50 \ \mu m$).

The annealing-induced drop in I_2 could also be ex-

plained if the concentration of interface microvoids were to undergo a sudden lowering so that not all the positrons drifting to the interface are subject to saturation trapping into microvoids. On such interpretation for the nonannealed 100 °C and 200 °C samples, the concentration of microvoid type defects at the interface would be so large that essentially all the positrons drifting from the bulk region are trapped into these defects. Moreover, the increase in τ_2 from 380 ps to 500 ps for annealing above 200 °C could be explained by an increase in average microvoid diameter from ~ 6 Å to ≥ 13 Å,¹⁵ as the original microvoids migrate and coelesce to form larger voids. While such an interpretation cannot easily be disproved, it does suggest too large a concentration of microvoid defects in the as-grown film, if as expected these defects are associated with grain boundaries. As seen from Fig. 3, for I_3 to be nondetectable, capture rates greater than 5×10^{10} s⁻¹ are required. This in turn, taking reasonable values of microvoid radius and D_+ in Eq. (1), suggests microvoid concentrations in excess of $10^{17}/10^{18}$ cm⁻³ and mean microvoid separations between 100 and 300 Å. Such values are difficult to accomodate with the known grain size ~ 500 Å for films grown under similar evaporation rates.⁴

Here it is suggested that a more likely explanation for the sudden onset of the short component at 300 °C and above is to be found by correlating this observation with the known near surface Fermi energy positions as obtained from photoemission spectroscopy and I-V and C-V measurements.¹⁴ These studies indicate a sharp rise in the Fermi energy pinning position (~0.2 eV) in the same temperature range 200–300 °C. Whatever its cause, such a change in Fermi energy will decrease the positron affinity¹⁷ for the semiconductor making it more energetically favorable for the positron to transit to the Au overlayer. This fact results from the interface dipole depending on not just the electron chemical potentials in semiconductor and metal, but also on the Fermi level positioning relative to the valence band [cf. Eq. (19) of Ref. 5]. As pointed out by Shan *et al.*⁵ the effective energy barrier seen by a positron approaching the Au/GaAs interface from the semiconductor side is expected to be very small ($\leq 0.14 \text{ eV}$), and with the mentioned decrease in effective GaAs positron affinity this barrier would become negative with the interface allowing positrons to transmit to the Au region. In this picture the smaller microvoids in the interface would present a smaller capture cross section after the interface becomes transmitting and the mean sample microvoid would have larger radius and longer characteristic lifetime thus explaining the observed increase in τ_2 .

In the work of Newman et al.¹⁴ two mechanisms both involving Au-induced defects in the near surface GaAs lattice have been invoked to explain the shift of the Fermi energy on the semiconductor side.¹⁴ The first of these involves consideration of induced deep acceptor and donor state at energies below the conduction band minimum of 0.7 and 0.95 eV, respectively, while the second involves only the 0.7 eV deep acceptor and in addition the Au_{Ga} defect. In the present work these two models cannot be distinguished since both give rise to the same change in the Fermi energy position, the result of which is an interface dipole more favorable to the passage of positrons into the metallic film. However, in the first of the two models where pinning reverts to the acceptor level as a result of less electron affinic Au₂Ga precipitates⁴ replacing the most strongly electron affinic Au, it is likely that the positron chemical potential of the metallic film also increases in magnitude as Au is replaced by the AuGa phase, making transmission through the interface even more favorable. Although positron chemical potentials have not yet been calculated for Au₂Ga or Ga rich Au, the work of Puska et al.¹⁷ suggests that the positron chemical potential for Au (-1.86 eV) is considerably higher than typical elements in the region of Ga (Al. Si, and Ge) thus lending support to this view.

- ¹ L. J. Brillson, Surf. Sci. Rep. 2, 123 (1982).
- ² A. Hiraki, J. Electrochem. Soc. 127, 2663 (1980).
- ³ C. J. Palmstrøm and D. V. Morgan, in *Gallium Arsenide Materials, Devices and Circuits*, edited by M. J. Howes and D. V. Morgan (Wiley, Chichester, 1985), Chap. 6.
- ⁴ T. Yoshiie, C. L. Bauer, and A. G. Milnes, Thin Solid Films 111, 149 (1984).
- ⁵ Y. Y. Shan, H. L. Au, C. C. Ling, T. C. Lee, B. K. Panda, S. Fung, C. D. Beling, Y. Y. Wang, and H. M. Weng, Appl. Phys. A **59**, 259 (1994).
- ⁶ P. Kirkegaard, M. Eldrup, O. E. Mogensen, and N. J. Pedersen, Comput. Phys. Commun. 23, 307 (1981).
- ⁷ S. Dannefaer, P. Mascher, and D. Kerr, J. Phys. Condens. Matter 1, 3212 (1989).
- ⁸ L. C. Smedskjaer, M. Manninen, and M. J. Fluss, J. Phys. F **10**, 2237 (1980).
- ⁹ See AIP document no. PAPS PRBMD-52-4724-5 for 5 pages of (brief description of material). Order by PAPS number and journal reference from American Institute of Physics, Physics Auxiliary Publication Service, Carolyn

Gehlbach, 500 Sunnyside Boulevard., Woodbury, New York 11797-2999. The price is \$1.50 for each microfiche (98 pages) or \$5.00 for photocopies of up to 30 pages, and \$0.15 for each additional page over 30 pages. Airmail additional. Make checks payable to the American Institute of Physics.

- ¹⁰ P. J. Schultz and K. G. Lynn, Rev. Mod. Phys. **60**, 701 (1988).
- ¹¹ H. B. Kim, G. G. Sweeney, and T. M. S. Heng, Gallium Arsenide and Related Materials, 1975 (Institute of Physics, London, 1975), Vol. 24, p. 307.
- ¹² A. K. Sinha and J. M. Poate, Appl. Phys. Lett. 23, 666 (1973).
- ¹³ S. M. Sze, *Physics of Semiconductor Devices*, 2nd. ed. (Wiley, New York, 1982).
- ¹⁴ N. Newman, W. G. Petro, T. Kendelewicz, S. H. Pan, S. J. Eglash, and W. E. Spicer, J. Appl. Phys. 57, 1247 (1985).
- ¹⁵ P. Hautojärvi, J. Heinon, M. Manninen, and M. J. Fluss, J. Phys. F **10**, 2237 (1980).
- ¹⁶ M. J. Puska, P. Lanki, and R. M. Nieminen, J. Phys. 1, 6081 (1989).