# Blocking transition of interface traps in MoS<sub>2</sub>/SiO<sub>2</sub> field-effect transistors

Santu Prasad Jana<sup>®</sup>, Suraina Gupta<sup>®</sup>, and Anjan K. Gupta<sup>®</sup>

Department of Physics, Indian Institute of Technology Kanpur, Kanpur 208016, India

(Received 20 March 2023; revised 12 October 2023; accepted 24 October 2023; published 9 November 2023)

The interface traps and associated charge disorder in two-dimensional-material field-effect transitors (FETs), and many other devices, limits their performance but offers interesting physics and potential for applications. The electrical conductivity with gate-sweep in a few-layer MoS<sub>2</sub>-on-SiO<sub>2</sub> FET is found to show an abrupt reduction in hysteresis when cooled. The hysteresis and time-dependent conductivity of the MoS<sub>2</sub> channel are modeled using the dynamics of interface traps' occupancy. The reduction in hysteresis is found to be steepest at a blocking temperature near 225 K. This is attributed to the interplay between thermal and barrier energies and fitted using a distribution of the latter. Further, the charge stored in the blocked traps at low temperature, and thus the threshold gate voltage, is reversibly programed over a wide range by cooling under suitable gate voltage. This illustrates the application of this blocking of traps for heat-assisted nonvolatile memory.

DOI: 10.1103/PhysRevB.108.195411

# I. INTRODUCTION

Single- and few-layer transition metal dichalcogenides [1,2] offer much potential for device applications including transistors [3,4] with high frequency capability [5], logic gates [6,7] for integrated circuits [8], and optoelectronic [9-12]devices. The MoS<sub>2</sub> single-layer devices with direct band gap [1,3] in optical range have been of particular interest. The field-effect transistors (FETs) based on MoS<sub>2</sub> show a very promising behavior with scalability, nonideal behavior, and degradation with time as the main hurdles. The defects [13-15] and traps [16-18] at the interfaces and within MoS<sub>2</sub> are mostly detrimental and lead to nonideal behavior. Such traps lead to reductions in mobility, gate sensitivity of conductance, and response frequency as well as increased noise and hysteresis. Some of the recent works demonstrate much improved MoS<sub>2</sub> FETs [19] and even observation of the Shubnikov-de Haas oscillations [20] in a similar twodimensional (2D) material WSe<sub>2</sub>. Nevertheless, traps offer interesting physics and application potential in memory devices and thus a more comprehensive understanding of the traps is desirable.

The threshold gate voltage at which an FET shows a steep rise in conductance is determined by both the traps' charge and the displacement charge across the gate dielectric. A positive hysteresis in the transfer characteristics of  $MoS_2$  FETs has been studied as a function of various parameters [16–18,21,22] and attributed mainly to charge traps. This arises from the slow traps that have a timescale comparable to the gate-voltage sweep-time. This also amounts to a slow relaxation in channel's conductance. The fast traps do not lead to hysteresis, but they do shield the gate electric field. This widens the threshold region and together with the slow traps it forbids the access to ambipolar behavior in  $MoS_2$  FETs even for gate voltages far exceeding the energy gap. Further, the electrostatic potential of the trap ions leads to reduced

mobility while the change in the charge-state of traps gives rise to carrier density and mobility fluctuations.

The blocking transition results from an interplay between the strongly temperature-dependent thermally activated switching rate  $\tau_s(T)^{-1}$  and the inverse of the measurement time  $\tau_{\rm m}$ . This crossover transition occurs at a temperature  $T_{\rm B}$ at which  $\tau_s(T_B) \approx \tau_m$ . In the case of a narrow distribution of  $\tau_{\rm s}(T)^{-1}$  this can lead to a peak in the frequency dependence of the response. Thus the peak may be accessible experimentally in rare devices such as MoS2-on-SiO2 FETs with hBN at the interface as reported by Illarionov et al. [18]. In the temperature dependence, one would expect to find a hysteretic behavior below  $T_{\rm B}$  and no hysteresis above it. This is the case in ferromagnetic nanoparticles, exhibiting superparamagnetism [23], and high electron mobility transistors [24]. In contrast, the blocking of traps in MoS<sub>2</sub> FETs leads to hysteresis reduction with cooling and negligible hysteresis at low temperatures. A similar behavior is also observed in graphene FETs [25]; though, the much sharper transfer characteristics in MoS<sub>2</sub> devices with a threshold gate voltage help carry out a more quantitative analysis.

In this paper, the transfer characteristics and its' time dependence in few-layer  $MoS_2$ -on- $SiO_2$  FETs as a function of temperature is presented. The hysteresis, its temperature dependence, and the blocking transition is modeled using some simplifications and analogy with superparamagnets. Finally, the traps' blocking is used to reversibly control the threshold voltage at 80-K temperature illustrating its application to nonvolatile memory devices.

# **II. EXPERIMENTAL DETAILS**

Few-layer  $MoS_2$  was transferred on  $SiO_2$  by a dry method [26] from a natural  $MoS_2$  single crystal (from SPI, USA) using commercial polydimethylsiloxane (PDMS) film-based viscoelastic stamp. The stamp is first fixed on a glass slide and an  $MoS_2$  flake is transferred on it using scotch tape. The mechanism of this transfer process uses the viscoelastic

<sup>\*</sup>Corresponding author: anjankg@iitk.ac.in



FIG. 1. (a) Optical image of few-layer Mos<sub>2</sub> with gold contacts. (b) The electrical schematic drawing of MoS<sub>2</sub> FET. (c) Raman spectra measured on exfoliated single layer, few-layer, and bulk MoS<sub>2</sub>. (d)  $I_{ds}$  versus  $V_{ds}$  for a few-layer device at different gate voltage values.

response of the PDMS film, which behaves as an elastic solid for short timescales. So pulling the PDMS film from the scotch tape is done at high speed leading to strong adhesion of MoS<sub>2</sub> on PDMS as the viscoelastic solid makes a strong conformal contact with the flake [27]. The PDMS with MoS<sub>2</sub> flake is aligned with a SiO<sub>2</sub>/Si substrate fixed by carbon tape on a *XYZ* micromanipulator and under an optical microscope. The stamp is removed with sufficiently low speed so that the adhesion of the flake to the stamp is weak and the flake gets transferred to the SiO<sub>2</sub> surface easily. Raman spectra, see Fig. 1(c), were used to confirm the few-layer nature of MoS<sub>2</sub>.

The number of MoS<sub>2</sub> layers is determined by optical microscope contrast and verified by Raman spectroscopy with 532-nm wavelength laser excitation. As seen in Fig. 1(c) the separation between the  $E_{2g}^1$  and  $A_{1g}$  Raman peaks is 18.47, 20.20, and 24.1 cm<sup>-1</sup>, which correspond to the single-layer, few-layer, and bulk MoS<sub>2</sub>, respectively [28,29].

The source-drain contacts of 50-nm-thick gold film are made using mechanical masking with a 15-µm-diameter tungsten wire. The use of Au without a Cr/Ti adhesion layer promotes Ohmic contacts due to a very small difference in the contact potentials of Au and  $MoS_2$  [30,31]. Mechanical masking avoids the use of organic lithography resist which can leave residue on MoS<sub>2</sub>. The wire is carefully aligned under an optical microscope with few-layer MoS<sub>2</sub> on the SiO<sub>2</sub> substrate. Figure 1(a) shows an optical micrograph of a MoS<sub>2</sub> device with source-drain contacts. Two-probe conductance down to 80 K temperature was measured, with the configuration shown in Fig. 1(b) in a homemade vacuum cryostat with a heater for temperature control. A 10 k $\Omega$  series resistance was connected with the gate-voltage supply, which was controlled by a data acquisition card using a LABVIEW program. The Ohmic contacts were confirmed by two-probe current-voltage characteristics as shown in Fig. 1(d). The contact resistance in this device is estimated to be of 5 k $\Omega$  order from another four-probe device [32]. The cryostat was pumped by a turbomolecular pump to less than  $10^{-4}$  mbar pressure. When the cryostat is dipped into liquid nitrogen for cooling, the vacuum is expected to be much better than this. The device was annealed at 400 K in a vacuum to minimize adsorbates on the MoS<sub>2</sub> surface.

# III. MODELING OF CHANNEL TRANSPORT AND BLOCKING TRANSITION WITH TIME-DEPENDENT INTERFACE TRAPS

In the absence of traps the gate-voltage  $(V_g)$  dependence of the channel's carrier density in a 2D FET is dictated by the gate capacitance and the channel's quantum capacitance [35]. The traps change this dependence significantly. A given trap has two important attributes, namely, the electron energy level, when it is bound to the trap, relative to the channel bands, and the energy barrier height, from this energy level, for the trap electron to transition to the channel. The barrier dictates the rate of transition between the trap and the channel. This, together with the dynamics of trap occupancy and its influence on the channel conduction, have been elaborated on in the Supplementary Material [32]. Depending on the trap transit time, as compared to the gate-sweep time, the traps can be broadly divided into three categories: fast, slow, and extremely slow. A slow trap changes its state over a timescale comparable to the gate-sweep time and contributes to hysteresis. The fast traps change their state almost instantaneously while the extremely slow ones do not change their state at all over the gate-sweep time. Further, depending on the chemical nature, a trap can be of two types: an acceptor or donor. An occupied donor trap will be charge-neutral while an occupied acceptor will have -e charge. Both these types can be incorporated in the same model [32] by using an appropriate offset charge density. The fast traps reduce the channel's response to gate voltage and thus lead to an increase in subthreshold swing (SS) given by [32]

$$SS = \left(\frac{d\log(G)}{dV_{g}}\right)^{-1} = \frac{k_{\rm B}T\ln 10}{e}(1+\gamma_{\rm ftr}).$$
 (1)

Here,  $\gamma_{\text{ftr}} = e^2 g_{\text{ftr}} / C_{\text{ox}}$  with  $g_{\text{ftr}}$  as the density of states (DOS) of fast traps and  $C_{\text{ox}}$  as the unit area gate-oxide capacitance. This helps us find  $g_{\text{ftr}}$  from the measured transfer characteristics.

A trap's charge state determines the channel's chemical potential  $\mu_{ch}$ , which, in turn, dictates the traps' occupancy. This makes it a complex nonlinear system with coupling between the traps' occupancy and  $\mu_{ch}$ . Thus, even the traps at a single energy and with the same barrier lead to nonexponential relaxation after a step change in the gate voltage is made. In fact, this leads to a slow tail in the relaxation [32] resembling a stretched exponential which can also arise from a distribution in the traps' energy barriers.

The channel carrier density, dictating  $\mu_{ch}$  and conductance, is given by the sum of the gate-dielectric displacement chargedensity and the slow traps' charge density. Note that, for a fixed  $\mu_{ch}$ , the fast trap filling as well as channel quantum capacitance remain unchanged. A given sum of displacement and the slow-trap's charge can be realized in many ways depending on the gate-voltage history. Thus, at the two



FIG. 2. The measured gate-dependent drain current for a fewlayer MoS<sub>2</sub> at  $V_{ds} = 1$  V as a function of  $V_g$  and over a  $V_g$  cycle from 0 to -80 V, then to +80 and back to zero.

conduction thresholds of the channel, occurring at different  $V_{\rm g} = V_{\rm thf}$  or  $V_{\rm thb}$  values during a closed-loop  $V_{\rm g}$  sweep, see Fig. 2, the difference in the displacement charge and the slow traps' charge compensate for each other. Hence,  $C_{\rm ox}(V_{\rm thf} - V_{\rm thb}) = C_{\rm ox} \Delta V_{\rm th}$  directly reflects the change in the charge of slow traps. Eventually, for slow-traps having a distribution  $n_{\rm str}(\Delta_2)$  in the barrier heights  $\Delta_2$ , the temperature (*T*) dependence of  $\Delta V_{\rm th}$  can be written as [32]

$$\Delta V_{\rm th} \propto \int n_{\rm str}(\Delta_2) \left[ 1 - \exp\left(-\frac{\tau_{\rm m}/\tau_{\rm a}}{\exp\left(\Delta_2/k_{\rm B}T\right)}\right) \right] \\ \times \exp\left(-\frac{\tau_{\rm m}/\tau_{\rm a}}{\exp\left(\Delta_2/k_{\rm B}T\right)}\right) d\Delta_2.$$
(2)

Here  $\tau_m/\tau_a$  is the ratio of the gate-sweep time and the traps' attempt rate. In the case of the same barrier value  $\Delta_2$  for all the traps we expect a peak in  $\Delta V_{th}$  at a blocking temperature  $T_{\rm B} = \Delta_2/[k_{\rm B}\ln(\tau_m/\tau_a)]$ . A distribution around a mean  $\Delta_2$  will increase the width of this peak. The nature of  $\Delta_2$  distribution may lead to nonobservability of some parts of this peak in the measurable temperature range.

# IV. EXPERIMENTS ON HYSTERESIS, BLOCKING, AND GATE-COOLING

In this section we discuss experimental measurements focusing on the slow traps in an FET device with a few-layer MoS<sub>2</sub> on SiO<sub>2</sub>. This helps us understand the energy and barrier distribution associated with these traps. The observed temperature dependence of hysteresis, quantified by  $\Delta V_{\text{th}}$ , is presented next, together with the blocking model discussed earlier. Finally, the reversible handle on  $V_{\text{th}}$  through blocking of the traps in the desired charge state by cooling under different gate voltages is discussed.

## A. Hysteresis and time dependence at room temperature

The transfer characteristics, shown in Fig. 2, of a few-layer  $MoS_2$  FET at room temperature exhibits a large hysteresis. The on-state high conductance at  $V_g = +80$  V due to *n*-doping can be attributed to the electron-rich sulfur vacancies and other *n*-type impurities present in natural MoS<sub>2</sub> crystals [15].



FIG. 3. (a)  $I_{ds}$  versus  $V_g$  at  $V_{ds} = 1$  V for different sweep ranges of  $V_g$  from ±10 to ±90 V. All these curves are acquired at the same  $V_g$  sweep rate. The inset shows the zoomed-in portion for ±10 and ±20 V range  $V_g$  sweeps. (b) Variation of  $V_{thf}$ ,  $V_{thb}$ , and  $\Delta V_{th}$  with sweep range  $\Delta V_g$  as extracted from (a).

This also leads to the pinning of  $E_c$  of MoS<sub>2</sub> close to the Fermi energy of the contact metal (gold) and thus negligible electron Schottky barrier at the MoS<sub>2</sub>-metal contacts [36,37]. The blue line in Fig. 2 marks the subthreshold region for backward  $V_g$ sweep. The subthreshold swing (SS) from this line works out as 3 V/dec as opposed to 0.06 V/dec, i.e., the value expected for no traps, see Eq. (1). This measured SS gives  $\gamma_{\rm ftr} \approx 50$  and  $g_{\rm ftr} = 3.7 \times 10^{12} \, {\rm eV}^{-1} {\rm cm}^{-2}$ .

Figure 3(a) shows the measured  $I_{ds} - V_g$  curves for different  $V_g$  sweep ranges varying from ±10 ( $\Delta V_g = 20$ ) V, to ±90 V ( $\Delta V_g = 180$  V). There is negligible hysteresis for ±10 V sweep range as  $V_{th}$  values for both the sweep directions are well within this sweep range and nearly equal. With increasing sweep range,  $V_{thf}$  reduces and  $V_{thb}$  increases leading to a monotonic rise in  $\Delta V_{th}$ , see Fig. 3(b). Thus the slow traps, responsible for hysteresis, are nearly uniformly distributed over the  $\mu_{ch}$  range accessible up to the largest  $V_g$  sweep range. From  $\Delta V_{th}$  we can find the areal density of the slow traps responsible for hysteresis for a given  $\Delta V_g$  by using  $C_{ox} \Delta V_{th}/e$ with  $C_{ox}/e = 7.6 \times 10^{10}$  cm<sup>-2</sup>V<sup>-1</sup>. Typical resulting values of areal density of slow traps  $\sim 10^{12}$  cm<sup>-2</sup> are smaller than the usual three-dimensional (3D) semiconductors and similar to other 2D materials like graphene [38,39].

A closer look at Fig. 3(b) shows an asymmetry between  $V_{\text{thf}}$  and  $V_{\text{thb}}$  with the first changing more with  $\Delta V_{\text{g}}$  than the second. This is expected, for an *n*-doped channel, even for



FIG. 4. (a) The measured time dependence of  $I_{ds}$  when  $V_g$  is changed abruptly from -80 to +80 V at t = 70 s. The inset shows the zoomed-in initial part of the relaxation. (b)  $I_{ds}$  versus Gate voltage curves for different sweep rates of back gate voltage at a fixed  $V_{ds} = 1$  V. The solid squares in the inset show  $\Delta V_{th}$  as a function of overall sweep time with the red line showing a fit to a sum of two exponential relaxations.

uniform distribution of traps as the magnitude of change in  $\mu_{ch}$  for positive  $V_g$  is less than that for negative  $V_g$ . This is due to the rapid increase in the channel's quantum capacitance when  $\mu_{ch}$  approaches  $E_c$ . This will amount to the activation of traps in a narrower energy range for the same magnitude positive  $V_g$  change than negative. A continuous rise in the rate at which  $V_{thb}$  changes with  $\Delta V_g$  and up to the highest  $\Delta V_g$  implies an increase in the slow traps' DOS near  $E_c$ . Also towards large  $\Delta V_g$  values  $V_{thf}$  seems to saturate, indicating a reduction in slow trap's density of states when  $\mu_{ch}$  moves away from  $E_c$  and into the gap. From the monotonic rise in  $\Delta V_{th}$  with  $\Delta V_g$  we conclude that the slow traps are somewhat uniformly distributed. Although from the details of the  $V_{thf}$  and  $V_{thb}$  variation the traps seem to be concentrated over a limited energy range close to  $E_c$ .

Figure 4(a) shows a measured time-dependent  $I_{ds}$  as a function of time when  $V_g$  is abruptly changed from -80 to +80 V. There is a fast initial relaxation followed by a slow stretched exponential tail indicating multiple timescales. This relaxation would be rather complex to fit to a microscopic model [32] in the absence of the knowledge about the distribution of trap energies and activation barriers. A fitting with the multiexpo-

nential or stretched exponential does work and it has indeed been used [21] to conclude a distribution in barrier energies. However, due to the coupling between the dynamics of different trap's occupancy and  $\mu_{ch}$ , even traps at single energy and with the same barrier can lead to nonexponential relaxation, with a long tail that can resemble a stretched-exponential [32].

As a consequence of this slow relaxation of traps, the hysteresis has a significant dependence on the  $V_{\sigma}$  sweep rate for a fixed sweep range. Figure 4(b) shows the conductance hysteresis loops acquired at different sweep rates from 0.26 to 24.6 V/s. A high sweep rate also gives higher peak conductance as a lesser number of traps acquire negative charge leading to more electrons in the channel. In fact, for some of the very fast sweep rates, a saturation or a downturn in channel conductivity is seen with  $V_g$  due to a delayed response of the traps which depletes electrons from the channel. As discussed earlier, the rate of filling of an empty trap state at a given energy will increase with  $V_{\rm g}$  as  $\mu_{\rm ch}$  rises with  $V_{\rm g}$ . The inser of Fig. 4(b) shows the variation of  $\Delta V_{\rm th}$  as a function of the  $V_g$  sweep time. It fits well to a double exponential function,  $\Delta V_{\text{th}} = \alpha - \beta e^{-r_1 \Delta t} - \gamma e^{-r_2 \Delta t}$  with  $r_1^{-1} = 35$  s,  $r_2^{-1} = 292.5$  s, and  $\alpha$ ,  $\beta$ , and  $\gamma$  as other fitting parameters.

#### B. Blocking transition of interface traps

Figure 5(a) shows  $I_{ds} - V_g$  curves at several temperatures between 300 and 80 K over a ±80 V  $V_g$  sweep range and a 2.6 V/s sweep rate. For these measurements, the device was first kept at room temperature at  $V_g = 0$  for 2 to 3 hours to equilibrate the traps and then cooled and stabilized at each different temperature keeping  $V_g = 0$ . The hysteresis can be seen to reduce with cooling though the rate of reduction is not monotonic as seen in Fig. 5(b).  $\Delta V_{th}$  reduces slowly near room temperature and the rate of reduction, i.e.,  $d\Delta V_{th}/dT$ , peaks near 225 K and then the rate as well as  $\Delta V_{th}$  diminish as a 80-K temperature is approached.

When compared to superparamagnets (SPM) with parameters relevant to traps, one expects to see a peak in  $\Delta V_{\text{th}}$  [32]. In SPM, the *M*-H curves show hysteresis below the blocking temperature  $T_{\rm B}$  and the hysteresis vanishes as temperature rises above  $T_{\rm B}$ . There are four major differences between the slow traps in MoS<sub>2</sub> and a SPM, as elaborated in the Supplementary Material [32]. (i) The attempt rate for traps is of  $10^{12}$  s<sup>-1</sup> order or higher while for SPM the attempt rate is of  $10^9 \text{ s}^{-1}$  order. (ii) The barrier height for slow traps can be of 1 eV order while that for SPM is only tens of meV. (iii) In SPM, the barrier can be made to vanish by applying less than 1 Tesla magnetic field. However, in the case of slow traps, the change in  $\mu_{ch}$  for experimentally possible  $V_g$ values is much smaller than the barrier height. This is due to the large overall trap density in MoS<sub>2</sub> on SiO<sub>2</sub>. Thus, at low temperatures, the slow traps do not change their state, even at extreme  $V_{g}$  values, and one does not see hysteresis. (iv) There is a much wider distribution in barrier heights in the case of  $MoS_2$ -on-SiO<sub>2</sub> traps as compared to that in SPM. Thus the hysteresis of traps does not vanish at room temperature or slightly above it as the larger barrier height traps contribute to hysteresis at higher temperatures. In contrast, the hysteresis in high-electron-mobility transistors (HEMTs) is seen only at very low temperatures [24]. This is similar to SPM and



FIG. 5. (a) Temperature dependence of  $I_{ds}$  versus  $V_g$  curves at  $V_{ds} = 1$  V between 80 and 300 K. (b) The solid circles show  $\Delta V_{th}$  as a function of temperature. The solid line shows the calculated variation of  $\Delta V_{th}$  using Eq. (2) with the barrier distribution function  $n(\Delta_2)$  depicted by the solid line in the inset. This  $n(\Delta_2)$  is the sum of three Gaussian distributions shown by discontinuous lines in the inset. The traps with  $\Delta_2$  beyond 8000 K do not contribute to  $\Delta V_{th}$  variation over the studied temperature range.

presumably due to the small barrier height and much less the traps' density, which can make the shift in  $\mu_{ch}$ , in response to  $V_g$ , larger to make the barrier vanish.

The continuous line in Fig. 5(b) shows the temperature dependence of  $\Delta V_{\text{th}}$  found using Eq. (2) and a  $\Delta_2$  distribution depicted in the inset. Here we use a fixed  $\tau_m/\tau_0 = 10^{13}$  though a change in this value by up to even two orders of magnitude only slightly affects the required  $n(\Delta_2)$  for fitting the measured  $\Delta V_{\text{th}}(T)$ . Traps with  $\Delta_2$  higher than 8000 K do not contribute to the hysteresis at temperatures 300 K or below. One may see a decline in  $\Delta V_{\text{th}}$  at further higher temperatures, however, we find that the  $I_{\rm ds} - V_{\rm g}$  curves do not exhibit so sharp transitions at  $V_{\text{thf}}$  and  $V_{\text{thb}}$ . This could be from the activation of a larger number of traps and some of the slow traps may turn into fast ones at higher temperatures. Other extrinsic effects, such as the traps' diffusion, may also come into play. Eventually, the very high  $V_{\rm g}$  needed to access  $V_{\rm thf}$  and  $V_{\rm thb}$ , and particularly at high temperatures, also leads to the breakdown of the dielectric oxide and permanent device damage.

### C. Gate cooling and reversible control of V<sub>th</sub>

Figure 6(a) shows  $I_{ds}$  versus  $V_g$  measured at 80-K temperature after cooling the device from 350-K temperature to



FIG. 6. (a) Effect of cooling the device from 350 K to 80 K under different applied gate voltages  $V_{gc}$  from -80 V to 90 V. All the curves measured at 80 K and for  $V_{ds} = 1$  V show negligible hysteresis. (b) Variation of  $V_{th}$  with  $V_{gc}$ . The axis labels on the right in (b) show the corresponding blocked slow trap density.

80 K in the presence of different gate voltages, labeled as  $V_{\rm gc}$ , between -80 and 90 V. The device was first warmed to 350 K in a vacuum and kept at the desired  $V_{\rm gc}$  for an hour before cooling it down to 80 K. As expected there is negligible hysteresis at 80 K, but more striking is the reversible change in  $V_{\rm th}$  over a wide range from -40 to +40 V. At negative  $V_{\rm gc}$  the traps get blocked in a positively charged state. This trap charge electron dopes the channel and thus a negative  $V_{\rm g}$  is needed to deplete it. Similarly a positive  $V_{\rm gc}$  leads to traps blocked with negative charge that depletes the electrons from the channel and thus a positive  $V_{\rm g}$  is needed to make it conduct. In this way the traps act as a controllable virtual gate. In fact, this also demonstrates heat-assisted nonvolatile memory with a high achievable ON-OFF ratio.

Figure 6(b) shows the variation of  $V_{\text{th}}$  with  $V_{\text{gc}}$ . The  $V_{\text{th}}$  value at 80 V can be converted into an appropriate charge density  $\sigma_{\text{str}}$  associated with the blocked slow traps. The axis on the right shows this  $\sigma_{\text{str}}/e = C_{\text{ox}}V_{\text{th}}$ . Another fact from this figure is the nearly linear relation between  $V_{\text{th}}$  and  $V_{\text{gc}}$  with a slope close to 1/2. This indicates that about half of the charge induced by  $V_{\text{gc}}$  gets stored in the blocked slow traps while the remaining half is taken up by the fast traps and channel carriers. This is striking as the change in  $\mu_{\text{ch}}$  with  $V_{\text{g}}$  near the conduction threshold is quite nonlinear, see Fig. 4 of the Supplementary Material [32].

## V. DISCUSSION AND CONCLUSION

On the possible origin of these slow interface traps in  $MoS_2$ -on-SiO<sub>2</sub>, the thermally grown SiO<sub>2</sub> surface either houses these traps directly or it is more susceptible to the adsorption of ambient species. The siloxane-terminated sites can easily hydrogen-bond with ambient water [40,41] that can contribute to slow traps. The slow traps can be efficiently disabled by polymethyl methaacrylate (PMMA) or hexamethyldisilane (HMDS) passivation [32] but the fast traps do not seem to be much affected by this, indicating that the fast traps may be intrinsic to  $MoS_2$  and could be related to S vacancies.

In conclusion, a temperature-dependent study of few-layer  $MoS_2$  FET transfer characteristics shows hysteresis with a large difference  $\Delta V_{th}$  between the backward- and forward-sweep threshold gate voltages. This is modeled using the complex coupled dynamics of channel carrier density and

- K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, Atomically thin MoS<sub>2</sub>: A new direct-gap semiconductor, Phys. Rev. Lett. 105, 136805 (2010).
- [2] Z. Zhou, Zhixian, and Y. K. Yap, Two-dimensional electronics and optoelectronics: present and future, Electronics 6, 53 (2017).
- [3] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, Single-layer MoS<sub>2</sub> transistors, Nat. Nanotechnol. 6, 147 (2011).
- [4] Y. Yoon, K. Ganapathi, and S. Salahuddin, How good can monolayer MoS<sub>2</sub> transistors be? Nano Lett. 11, 3768 (2011).
- [5] D. Krasnozhon, D. Lembke, C. Nyffeler, Y. Leblebici, and A. Kis, MoS<sub>2</sub> transistors operating at gigahertz frequencies, Nano Lett. 14, 5905 (2014).
- [6] L. M. Martinez, N. J. Pinto, C. H. Naylor, and A. T. C. Johnson, MoS<sub>2</sub>. based dual input logic and gate, AIP Adv. 6, 125041 (2016).
- [7] S. Wachter, D. K. Polyushkin, O. Bethge, and T. Mueller, A microprocessor based on a two-dimensional semiconductor, Nat. Commun. 8, 14948 (2017).
- [8] B. Radisavljevic, M. B. Whitwick, and A. Kis, Integrated circuits and logic operations based on single-layer MoS<sub>2</sub>, ACS Nano 5, 9934 (2011).
- [9] O. Lopez-Sanchez, D. Lembke, M. Kayci, A. Radenovic, and A. Kis, Ultrasensitive photodetectors based on monolayer MoS<sub>2</sub>, Nat. Nanotechnol. 8, 497 (2013).
- [10] K. F. Mak, K. He, J. Shan, and T. F. Heinz, Control of valley polarization in monolayer MoS<sub>2</sub> by optical helicity, Nat. Nanotechnol. 7, 494 (2012).
- [11] O. Lopez-Sanchez, E. A. Llado, V. Koman, A. F. Morral, A. Radenovic, and A. Kis, Light generation and harvesting in a van der Waals heterostructure, ACS Nano 8, 3042 (2014).
- [12] M.-L. Tsai, S.-H. Su, J.-K. Chang, D.-S. Tsai, C.-H. Chen, C.-I Wu, L.-J. Li, L.-J. Chen, and J.-H. He, Mono-layer MoS<sub>2</sub> heterojunction solar cells, ACS Nano 8, 8317 (2014).
- [13] S. McDonnell, R. Addou, C. Buie, R. M. Wallace, and C. L. Hinkle, Defect-dominated doping and contact resistance in MoS<sub>2</sub>, ACS Nano2014, 8, 2880 (2014).
- [14] W. Zhou, X. Zou, S. Najmaei, Z. Liu, Y. Shi, J. Kong, J. Lou, P. M. Ajayan, B. I. Yakobson, and J.-C. Idrobo, Intrinsic

slow traps' occupancy. The observed temperature dependence of  $\Delta V_{\text{th}}$  is attributed to the blocking of traps and fitted to a distribution of energy barriers for charge exchange between the traps and the channel. Finally, the blocking helps to get nearly nonhysteretic behavior at 80-K temperature with a voltage threshold programmable by gate-cooling voltage illustrating a nonvolatile memory device. Further, recent work on a neuromorphic device [42] clearly demonstrates the potential of the interface traps in MoS<sub>2</sub>-on-SiO<sub>2</sub>. The understanding and the model proposed in this work can help optimize these traps for such applications.

### ACKNOWLEDGMENTS

The authors acknowledge discussions on blocking transition with Ranjit Thapa and funding from SERB-DST of the Government of India.

structural defects in monolayer molybdenum disulfide, Nano Lett. **13**, 2615 (2013).

- [15] H.-P. Komsa and A. V. Krasheninnikov, Native defects in bulk and mono-layer MoS<sub>2</sub> from first principles, Phys. Rev. B 91, 125304 (2015).
- [16] Y. Guo, X. Wei, J. Shu, B. Liu, J. Yin, C. Guan, Y. Han, S. Gao, and Q. Chen, Charge trapping at the MoS<sub>2</sub>-SiO<sub>2</sub>, "Interface and its effects on the characteristics of MoS<sub>2</sub> metal-oxide semiconductor field effect transistors, Appl. Phys. Lett. **106**, 103109 (2015).
- [17] Y. Park, H. W. Baac, J. Heo, and G. Yoo, Thermally activated trap charges responsible for hysteresis in multilayer MoS<sub>2</sub> fieldeffect transistors, Appl. Phys. Lett. **108**, 083102 (2016).
- [18] Y. Y. Illarionov, G. Rzepa, M. Waltl, T. Knobloch, A. Grill, M. M. Furchi, T. Mueller, and T. Grasser, The role of charge trapping in MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN field-effect transistors, 2D Mater. **3**, 035004 (2016).
- [19] S. Kim, A. Konar, W.-S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J-B Yoo, J-Y Choi, Y. W. Jin, S. Y. Lee, D. Jena, W. Choi, and K. Kim, High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals, Nat. Commun. 3, 1011 (2012).
- [20] B. Fallahazad, H. C. P. Movva, K. Kim, S. Larentis, T. Taniguchi, K. Watanabe, S. K. Banerjee, and E. Tutuc, Shubnikov-de Haas oscillations of high-mobility holes in monolayer and bilayer WSe<sub>2</sub>: Landau level degeneracy, effective mass, and negative compressibility, Phys. Rev. Lett. **116**, 086601 (2016).
- [21] D. J. Late, B. Liu, H. S. S. Ramakrishna Matte, V. P. Dravid, and C. N. R. Rao, Hysteresis in single-layer MoS<sub>2</sub> field effect transistors, ACS Nano 6, 5635 (2012).
- [22] T. Li, G. Du, B. Zhang, and Z. Zeng, Scaling behavior of hysteresis in multilayer MoS<sub>2</sub> field effect transistors, Appl. Phys. Lett. **105**, 093107 (2014).
- [23] J. I. Gittleman, B. Abeles, and S. Bozowski, Superparamagnetism and relaxation effects in granular Ni-SiO<sub>2</sub> and Ni-Al<sub>2</sub>O<sub>3</sub> films, Phys. Rev. B 9, 3891 (1974).
- [24] P. Kushwaha, S. Sinha, C. K. Karmakar, M. Sahu, R. K. Kaneriya, P. P. Kumar, and A. Bhattacharya, Characterization of GaN HEMT at Cryogenic Temperatures, in 2021 IEEE MTT-

*S International Microwave and RF Conference (IMARC)* (IEEE, Kanpur, India, 2021), pp. 1–4.

- [25] A. K. Singh and A. K. Gupta, Reversible control of doping in graphene-on-SiO<sub>2</sub> by cooling under gate-voltage, J. Appl. Phys. **122**, 195305 (2017).
- [26] A. Castellanos-Gomez, M. Buscema, R. Molenaar, V. Singh, L. Janssen, H. S. J. van der Zant, and G. A. Steele, Deterministic transfer of two-dimensional materials by all-dry viscoelastic stamping, 2D Mater. 1, 011002 (2014).
- [27] M. A. Meitl, Z. T. Zhu, V. Kumar, K. J. Lee, X. Feng, Y. Y. Huang, I. Adesida, R. G. Nuzzo, and J. A. Rogers, Transfer printing by kinetic control of adhesion to an elastomeric stamp, Nat. Mater. 5, 33 (2006).
- [28] C. Lee, H. Yan, L. E. Brus, T. F. Heinz, J. Hone, and S. Ryu, Anomalous lattice vibrations of single and few-layer MoS<sub>2</sub>, ACS Nano 4, 2695 (2010).
- [29] A. Castellanos-Gomez, N. Agraït, and G. Rubio-Bollinger, Optical identification of atomically thin dichalcogenide crystals, Appl. Phys. Lett. 96, 213116 (2010).
- [30] A. Allain, J. Kang, K. Banerjee, and A. Kis, Electrical contacts to two-dimensional semiconductors, Nat. Mater. 14, 1195 (2015).
- [31] S. Das, H.-Y. Chen, A. V. Penumatcha, and J. Appenzeller, High performance multilayer MoS<sub>2</sub> transistors with scandium contacts, Nano Lett. **13**, 100 (2013).
- [32] See Supplemental Material at http://link.aps.org/supplemental/ 10.1103/PhysRevB.108.195411 for more details on the model on the effect of traps in channel transport and additional experimental results on the effect of PMMA passivation of interface and four-probe measurements. The Supplementary Material also contains Refs. [33,34].

- [33] N. W. Aschroft and N. D. Mermin, *Solid State Physics* (Saunders College, Philadelphia, 1976), Chap. 28.
- [34] E. C. Stoner and E. P. Wohlfarth, A mechanism of magnetic hysteresis in heterogeneous alloys, Phil. Trans. Roy. Soc. of London, Ser. A, Math. Phys. Sci. 240, 599 (1948).
- [35] N. Ma and D. Jena, Carrier statistics and quantum capacitance effects on mobility extraction in 2D crystal semiconductor fieldeffect transistors, 2D Mater. 2, 015003 (2015).
- [36] H. Liu, A. T. Neal, and P. D. Ye, Channel length scaling of MoS<sub>2</sub> MOSFETs, ACS Nano 6, 8563 (2012).
- [37] D. Liu, Y. Guo, L. Fang, and J. Robertson, Sulfur vacancies in mono-layer MoS<sub>2</sub> and its electrical contacts, Appl. Phys. Lett. 103, 183113 (2013).
- [38] P. Fiorenza, F. Giannazzo, S. Cascino, M. Saggio, and F. Roccaforte, Identification of two trapping mechanisms responsible of the threshold voltage variation in SiO<sub>2</sub>/4H-SiC MOSFETs, Appl. Phys. Lett. **117**, 103502 (2020).
- [39] H. Wang, Y. Wu, C. Cong, J. Shang, and T. Yu, Hysteresis of electronic transport in graphene transistors, ACS Nano 4, 7221 (2010).
- [40] R. K. Iler, *The Chemistry of Silica* (Wiley-Interscience, New York, 1979), p. 62.
- [41] K. Nagashio, T. Yamashita, T. Nishimura, K. Kita, and A. Toriumi, Electrical transport properties of graphene on SiO<sub>2</sub> with specific surface structures, J. Appl. Phys. **110**, 024513 (2011).
- [42] M. Farronato, P. Mannocci, M. Melegari, S. Ricci, C. M. Compagnoni, and D. Ielmini, Reservoir computing with chargetrap memory based on a MoS<sub>2</sub> channel for neuromorphic engineering, Adv. Mater. 35, 2205381 (2023).