

Designing sub-10-nm Metal-Oxide-Semiconductor Field-Effect Transistors via Ballistic Transport and Disparate Effective Mass: The Case of Two-Dimensional BiN

Wenhan Zhou¹, Shengli Zhang^{1,*}, Shiying Guo,¹ Yangyang Wang,² Jing Lu,³ Xing Ming,⁴ Zhi Li,¹ Hengze Qu,¹ and Haibo Zeng^{1,†}

¹Key Laboratory of Advanced Display Materials and Devices, Ministry of Industry and Information Technology, College of Material Science and Engineering, Nanjing University of Science and Technology, Nanjing 210094, P. R. China

²Nanophotonics and Optoelectronics Research Center, Qian Xuesen Laboratory of Space Technology, China Academy of Space Technology, Beijing 100094, P. R. China

³State Key Laboratory for Mesoscopic Physics and Department of Physics, Peking University, Beijing 100871, P. R. China

⁴College of Science, Guilin University of Technology, Guilin 541004, P. R. China

(Received 14 November 2019; revised manuscript received 25 February 2020; accepted 23 March 2020; published 27 April 2020)

In the post-Moore era, improving energy efficiency is an urgent requirement for microelectronics moving towards the Internet of Things, artificial intelligence, and 5G. In particular, two-dimensional (2D) materials with natural passivation, gate electrostatics, and high mobility have attracted significant attention for integrated circuits in the race towards next-generation field-effect transistors (FETs). Here, by coupling first-principles and nonequilibrium-Green's-function approaches, we obtain a physical understanding of the ballistic transport properties of a V-V binary bismuth nitride (BiN) material. Promisingly, monolayer BiN has sharp conduction-band and flat valence-band edges, which exhibit disparate effective masses. Simulated sub-10-nm monolayer BiN transistors show potential device performance and fulfill the high-performance and low-power requirements of the goals of the International Technology Roadmap for Semiconductors 2028 with their optimal parameters. Furthermore, by comprehensively analyzing the effective mass, density of states, *on*-state current, subthreshold swing, etc., we show that materials whose band dispersions have an extreme character have advantages for transistors. Also, benchmarking of the energy-delay product confirms that BiN FETs possess sufficient competitiveness against other 2D FETs. We believe that this could be a guide for designing potential channel materials for next-generation FETs.

DOI: 10.1103/PhysRevApplied.13.044066

I. INTRODUCTION

Moore's law, as a technoeconomic model, has supported the global information-technology industry in nearly doubling the performance and functionality of integrated circuits every 18 (or 24) months within the limitation of a fixed cost and area. In the post-Moore era, it is critical to propel device performance to high performance (HP) and low power (LP) for highly demanding applications, such as the Internet of Things, artificial intelligence, and 5G. However, with the development of Moore's law, the trend of node progression and size reduction is becoming slower, and it is difficult for silicon-based semiconductors to meet the requirements of the International Technology Roadmap for Semiconductors (ITRS) [1]. Therefore, technological

innovation is key to providing diversified development routes for microelectronics in the post-Moore era, especially in terms of channel materials [2–5]. Recently, two-dimensional (2D) semiconductor materials have received extensive attention [6–11]. Since traditional semiconductors cannot reach the ultrathin limit, 2D materials with natural passivation, gate electrostatics, and high mobility will play a critical role in next-generation electronics [12–18].

Disappointingly, it is still a challenge to design 2D channel materials that could meet the ITRS requirements of HP and LP. Two-dimensional MoS₂, an emerging 2D channel material for field-effect transistors (FETs), is subject to low mobility and a small *on*-state current, indicating inadequacy for HP FETs [19,20]. As another promising 2D material, black phosphorene has attracted much attention due to its high mobility and excellent electronic properties, but its device performance is easily degraded as a result of

*zhangslvip@njust.edu.cn

†zeng.haibo@njust.edu.cn

from instability in the ambient environment [21]. Therefore, various tunable technologies have been employed to enrich the properties and expand the applications of 2D materials. Notably, following the path opened up by the transition-metal dichalcogenides, 2D V-V binary materials are receiving increasing attention, and are a promising type of material for next-generation microelectronic devices. Compared with 2D group-VA materials (such as phosphorene and antimonene), they can not only maintain intrinsic excellent electronic properties but also offer further improved stability. For example, due to moderate band gaps and high carrier mobility, 2D AsP has been proved to be a promising alternative material for optoelectronic applications [22–24]. However, the research on this kind of material has not been sufficient. Thus, it is crucial to explore their quantum transport properties and application performance in electronic devices at the atomic level.

Here, through a multiscale approach coupling density-functional theory (DFT) and the nonequilibrium Green's function (NEGF), we obtain a physical understanding of the ballistic transport properties of the V-V binary material BiN, which shows disparate band structures at the conduction-band minimum (CBM) and valence-band maximum (VBM). Notably, the calculated electron effective mass is quite light, with a value of $0.23 m_0$, while the hole effective mass is heavy, up to $2.00 m_0$, leading to a room-temperature (300 K) mobility of 3.49×10^3 and $0.938 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for electrons and holes. Simulated sub-10-nm monolayer BiN double-gated (DG) metal-oxide-semiconductor FETs (MOSFETs) show good device performance and can fulfill the goals of ITRS with their optimal parameters. In particular, by analyzing the effective mass, density of states (DOS), *on*-state current (I_{on}), subthreshold swing (SS), etc., we show that a material whose band dispersion has an extreme character has advantages for use in transistors. Besides, benchmarking of the energy-delay product (EDP) with other 2D FETs also indicates that BiN FETs possess sufficient competitiveness with other 2D FETs. These factors cause the band dispersion to be a criterion for designing potential channel materials.

II. COMPUTATIONAL DETAILS

The geometric-optimization, electronic-structure, and transport-property calculations are performed with the Quantum ATK 2019 package [25]. The generalized gradient approximation in the form of the Perdew-Burke-Ernzerhof functional is adopted to describe the exchange and correlation interaction [26]. The density-mesh cutoff is set to 105 hartree. For structural relaxation, the force tolerance is set to $1 \times 10^{-2} \text{ eV}/\text{\AA}$, and the stress-error tolerance is set to 0.1 GPa. The Brillouin zone is sampled by using $11 \times 11 \times 1$ Monkhorst-Pack k -points for the monolayer BiN model. A large vacuum layer, of over 25 Å, is

employed to avoid interactions between periodic images. The phonon-limited carrier mobility of the monolayer is obtained by solving the Boltzmann transport equation in the relaxation-time approximation,

$$\mu = -e \frac{\sum_{k,n} \tau_{k,n} v_{k,n}^2 \partial f(\varepsilon_{k,n}) / \partial \varepsilon_{k,n}}{\sum_{k,n} f(\varepsilon_{k,n})},$$

where $\tau_{k,n}$ is the momentum relaxation time for electrons in the state $|k, n\rangle$, $v_{k,n}$ is the group velocity, $\varepsilon_{k,n}$ is the band energy, and f is the Fermi-Dirac distribution. The phonon dispersion and electron-phonon interaction are obtained from an $11 \times 11 \times 1$ supercell calculation in the case of monolayer BiN. The performance of monolayer BiN is evaluated using a DG two-probe MOSFET model. Ballistic transport properties are computed by the DFT and the NEGF methods. The k -point meshes for the central region and the electrodes are sampled with $30 \times 1 \times 1$ and $30 \times 1 \times 100$ points, respectively. The drain current is calculated with the Landauer-Büttiker formula [27],

$$I_d(V_b, V_{GS}) = \frac{2e}{h} \int_{-\infty}^{+\infty} \{T(E, V_b, V_{GS}) \\ \times [f_S(E - \mu_S) - f_D(E - \mu_D)]\} dE$$

where $T(E, V_{GS}, V_b)$ is the transmission probability at a given gate voltage V_{GS} and bias voltage V_b , f_S and f_D are the Fermi-Dirac distribution functions for the source and drain electrodes, respectively, and μ_S and μ_D are the electrochemical potential of the source and drain electrodes, respectively. The transmission coefficient $T(E)$ is the average of the k -dependent transmission coefficients $T^{k\parallel}(E)$ over the Brillouin zone. The k -dependent transmission coefficient at energy E is $T^{k\parallel}(E) = \text{Tr}\{\Gamma_L^{k\parallel}(E)G^{k\parallel}(E)\Gamma_R^{k\parallel}(E)[G^{k\parallel}(E)]^\dagger\}$, where $G^{k\parallel}(E)$ and $[G^{k\parallel}(E)]^\dagger$ are the retarded and advanced Green functions, respectively, and $\Gamma_{L(R)}^{k\parallel}(E) = i\left[\sum_{L(R)}^{k\parallel} - \left(\sum_{L(R)}^{k\parallel}\right)\right]$ is the level broadening originating from the left (right) electrode, expressed by the electrode self-energy $\sum_{L(R)}^{k\parallel}$. The temperature of the device simulation is set to 300 K, and the tolerance is set to 1×10^{-4} with the Pulay mixer algorithm for device iteration control.

III. RESULTS AND DISCUSSION

As shown in Fig. 1(a) and Fig. S1(a) in the Supplemental Material [28], monolayer BiN has a hexagonal crystal structure with space group $P3m1$ (no. 156). This is similar to the β -bismuthene structure [29,30], but the unit cell of monolayer BiN contains one Bi atom and one N atom with an optimized lattice parameter of 3.47 Å and a Bi-N bond length of 2.26 Å. From an analysis of electron localization functions, a substantial concentration of electrons is located around atoms, indicating ionic bonding, which is




FIG. 1. (a) Orbital-resolved band structures and density of states of monolayer BiN. The inset shows the crystal structure of monolayer BiN. (b),(c) Corresponding projection drawings of the (b) CBM and (c) VBM over the Brillouin zone.

shown in Fig. S1(b) [28]. Then, the deformation electronic density of 2D BiN is calculated to further study the nature of its chemical bonding. As shown in Fig. S1(c) [28], there is a remarkable electron transfer from the p orbitals of the Bi atoms to those of the N atoms. The transferred electrons are localized around the N atoms, and this illustrates the ionic character of the Bi-N bonds. Moreover, to confirm the kinetic stability properties, we perform a calculation of the phonon spectrum of monolayer BiN. As shown in Fig. S1(d) [28], the absence of an imaginary phonon mode indicates that the BiN structure is kinetically stable [31].

The electronic properties of monolayer BiN are displayed in Fig. 1(a), which reflects that it is a semiconductor with an indirect band gap of 0.8 eV. The CBM is located at the Γ high-symmetry point. Notably, the VBM is between the Γ and K high-symmetry points (at the K' point), and the valence band is shaped like a Mexican hat because the energy of the highest occupied state near the Γ point is suppressed. Resembling the shape of a van Hove singularity near the Fermi level, a small dispersion in the top valence band is observed close to the Γ point, resulting in sharp peaks in the DOS [32]. By contrast, the DOS of the CBM is relatively smooth due to the strong conduction-band dispersion. To investigate the origin of these band structures in monolayer BiN, we compute partial densities of states (PDOSs) and compare the valence- with the conduction-band edge. The CBM is contributed mainly by the Bi p_z orbitals, while the VBM state contains the p_z orbitals of the N atoms, which corresponds with the results for the orbital-resolved band structures.

Also, we compare the band structures and densities of states of monolayer BiN without and with spin-orbit coupling (SOC). As shown in Fig. S2(a) [28], for the conduction band, BiN exhibits a small Rashba-type splitting, with the crossing point at about 180 meV. By evaluating the characteristic parameters quantifying the strength of the Rashba splitting, we find that the momentum offset k_0

is only 0.010 \AA^{-1} along the Γ - K direction, and the Rashba energy E_R is just 15.5 meV. As exhibited in Table S1 [28], these values are significantly smaller than those in other Rashba-splitting 2D materials [33–37]. Also, we calculate the DOS of BiN with and without the SOC effect in Fig. S2(b) [28], which also indicates the shape of the valence- and conduction-band extrema. The change in the total DOS near the Fermi level is very subtle. Specifically, we compute the PDOSs of BiN. The PDOS spectra projected on Bi p_z orbitals indicate that there is little change in the DOS at the conduction-band edge before and after considering the SOC effect. Therefore, the spin-orbit splitting has very little effect on the band structure.

To give a more in-depth insight into the band-dispersion relation around the Fermi level, as shown in Figs. 1(b) and 1(c), we plot projection drawings for the CBM and VBM of BiN over the Brillouin zone. The energy-dispersion plot in three-dimensional k -space demonstrates significant isotropy of the valence- and conduction-band edges, which eventually generate isotropy of the effective mass along any direction. Furthermore, we study the matrix elements of the electron-phonon interaction for three acoustic branches: the out-of-plane acoustic (ZA), transverse acoustic (TA), and longitudinal acoustic (LA) phonons. In 2D BiN, the electron-phonon interaction is provided dominantly by ZA phonons. Figure 2 shows the matrix elements of the electron-phonon interaction obtained for the electrons at the CBM and VBM k -points as a function of the ZA-phonon wave vector \mathbf{q} . Notably, the average interaction strength at the VBM is larger than that at the CBM. The difference indicates that there are more phonons that have a large interaction strength with electrons at the VBM than that at the CBM, and also suggests that the electron mobility should be higher than the hole mobility in 2D BiN.

Moreover, we compute the carrier effective mass and carrier mobility of BiN. The calculated effective masses of the electrons (m_e^*) and holes (m_h^*) at the edges of the band structure are summarized in Table S2 [28]. Since the electrons are quite light, with $m_e^* = 0.23m_0$, and the holes are very heavy, with a mass of up to $2.00m_0$, the mobility of the electrons should be much higher than that of the holes. The intrinsic acoustic-phonon-limited mobilities of BiN computed at room temperature (300 K) are approximately 3.49×10^3 and $0.938 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for electrons and holes, respectively [as seen in Fig. 2(c)]. The electron mobility is about two orders of magnitudes higher than the hole mobility in BiN, which is in good agreement with our above analysis of the band dispersion and effective mass. The effects of SOC on the band edges and effective mass are also evaluated. As exhibited in Table S3 [28], the conduction-band edge with SOC is slightly lower than that without SOC ($\Delta E_C = 0.05 \text{ eV}$), and the valence-band edge with SOC is slightly higher than that without SOC ($\Delta E_V = 0.05 \text{ eV}$). Furthermore, the changes




FIG. 2. (a),(b) Matrix elements of electron-phonon interaction in monolayer BiN. The interaction is illustrated as a function of the phonon wave vector \mathbf{q} for k at the CBM and VBM k -points. (c) Phonon-limited electron and hole mobilities at different temperatures.

in effective mass are also very tiny ($0.14m_0$ for the holes and $0.04m_0$ for the electrons). As a result, it is found that the spin-orbit splitting has a weak effect on the shape of the valence- and conduction-band extrema for monolayer BiN.

A sketch of the device investigated is shown in Fig. 3(a). A DG FET is considered, with a monolayer BiN channel embedded in SiO_2 at the top and bottom, with a thickness of 4.5 \AA and a dielectric constant $\epsilon = 3.9$, which are adapted to the requirements of the ITRS 2013 edition [38]. Figure 3(b) shows the transfer characteristics of *n*-type (left, doping concentration 10^{13} cm^{-2}) and *p*-type (right, doping concentration $2 \times 10^{14} \text{ cm}^{-2}$) FETs, where a drain-to-source voltage $V_b = 0.64 \text{ V}$ is applied and the gate length ranges from 2 to 10 nm. The *on*-state current (I_{on}) is obtained at the *on*-state voltage $V_{GS}(\text{on}) = V_{GS}(\text{off}) + V_{dd}$ in the transfer curves, where V_{dd} (voltage drain drain) is the supply voltage of 0.64 V ($V_{dd} = V_b$). Through evaluating the performance of BiN FETs as a function of the gate length L_G , we first study the impact of source-to-drain tunneling. In all cases, the characteristics are almost identical except for the case of a 2-nm gate length, for both *n*- and *p*-type FETs. It is observed that source-to-drain tunneling strongly degrades the subthreshold slope and the $I_{\text{on}}/I_{\text{off}}$ ratio as the gate length decreases. The primary role of the SS (equal to $\partial V_{GS}/\partial L_G I_{DS}$) is to describe the subthreshold characteristics, which reflect the ability of the gate to control the device in the subthreshold region. The value of the SS for the BiN FETs obviously increases as the value of L_G decreases, as shown in Fig. 3(b). In the case of a 2-nm gate length, the SS of the FET is much larger, indicating the poor gate-controllability of BiN devices with an ultra-short channel in the subthreshold region. Corresponding representations of the transfer curves on a linear scale are exhibited in Fig. S3 [28].

As can be seen, the behavior of the BiN FETs is relatively impressive for a variety of gate lengths, meaning that a sufficient length of the channel region is necessary.

Notably, due to the lower carrier effective mass, the SS degradation of the *n*-type FETs is more evident than that of the *p*-type FETs. For the *n*-type FET with $L_G = 10 \text{ nm}$, the value of I_{off} for the BiN FETs is small enough to fulfill the requirements for the off-state current of both the HP ($0.1 \mu\text{A}/\mu\text{m}$) and the LP ($2 \times 10^{-5} \mu\text{A}/\mu\text{m}$) criteria of the ITRS. The SS is 73 mV/dec and I_{on} is $714 \mu\text{A}/\mu\text{m}$ for the HP criterion, which are close to the HP ITRS 2028 goals in the 2013 edition [38]. In contrast, it is found that the SS of *p*-type FETs is 146 mV/dec , showing some degradation for the *p*-type FET with $L_G = 10 \text{ nm}$, and the




FIG. 3. (a) Schematic illustration of monolayer BiN double-gated FET. (b) Transfer characteristics of *n*- and *p*-type FETs with different gate lengths for $V_b = 0.64 \text{ V}$.

value of I_{on} ($72 \mu\text{A}/\mu\text{m}$) is hardly enough to fulfill the HP requirements.

Moreover, when the doping concentration reaches $N_e = 2 \times 10^{13} \text{ cm}^{-2}$, the drain current is enhanced due to more efficient carrier injection. As shown in Fig. S4 [28], the BiN *n*-type FETs have values of I_{on} of more than $2000 \mu\text{A}/\mu\text{m}$, which are larger than the HP ITRS goal. Also, since underlap structures increase the required channel length and reduce the coupling of the source and drain to the channel, we also introduce underlap structures (2 nm) in the 2D BiN FETs, which significantly lower the tunneling leakage current and suppress short-channel effects (as can be seen in Fig. S5 [28]). However, for *p*-type FETs with a long gate length, the effect of the underlap structure is negative due to a reduced gating capability. Besides, for the purpose of structural integrity of FETs, a small strain of a few percent is generally applied to the channel for strain engineering of devices in CMOS technology. Therefore, we evaluate the impact on the performance of 8-nm FETs of different strains, ranging from -5 to $+5\%$, as shown in Fig. S6 [28]. We observe that, for both *n*- and *p*-type FETs, the drain current is marginally increased with the application of a 5% uniaxial strain, while I_{on} shows an opposite change. When a -5% uniaxial strain is applied, the performance of *p*-type FETs is certainly improved, while *n*-type FETs show a marginal degradation.

Next, as an example, the local density of states (LDOS) of the *n*-type FETs with gate lengths of 4 and 8 nm in the *on* and *off* states is provided in Figs. 4(a) and 4(b), to illustrate the gate-modulation mechanism. Brighter colors correspond to higher LDOS values. The maximum barrier height ϕ_m is defined as the energy barrier to transport from the source to the drain. The barriers for all the source carriers inside the bias window are no larger than ϕ_m . In the *off* state ($V_{GS} = -0.4 \text{ V}$), the 4-nm-gate-length device achieves an effective barrier height $\phi_m = 0.12 \text{ eV}$ [as seen in Fig. 4(a)]. As V_{GS} increases, ϕ_m decreases significantly and drops to zero at $V_{GS} = 0.2 \text{ V}$ (*on* state), and the current increases logarithmically to saturation with it. In the case of a gate length of 8 nm, I_{off} is lower because the barrier is high enough that the supply voltage cannot drive the conduction-band edge downward enough to reduce the barrier [as seen in Fig. 4(b)].

The gate modulation of the BiN *p*-type FETs is similar to that of the *n*-type FETs. For *p*-type FETs, the short gate length is significantly affected by the gate electrode. In the *off* state, the gate voltage does not effectively push the edge of the valence band near the left region of the drain, leaving a small ϕ_m of 0.11 eV . Moreover, ϕ_m increases to 0.22 eV when the gate length increases from 4 to 8 nm (as seen in Figs. S7(a) and S7(b) [28]), which significantly suppresses the thermionic current. By comparison, ϕ_m nearly vanishes in the *on* state due to the collective effect of the small ϕ_m in the *off* state, which is distinctly




FIG. 4. Spatially resolved LDOS and spectral currents for *n*-type FETs in the *on* and *off* states with (a) 4-nm and (b) 8-nm gate length.

revealed by the valence-band profiles. Also, an analysis of the corresponding transmission eigenstates is exhibited in Fig. S8 [28]. The eigenstates in the *on* state possess nearly total transmission, revealing a full-phase oscillation and a uniform electron density. In comparison, a dramatic decrease appears in the transmission eigenvalue and there is nearly zero transmission in the *off* state for both *n*- and *p*-type FETs. These results agree well with the analysis of previous LDOSSs of devices.

The total spectral current is composed of a tunneling current (I_{tunnel}) and a thermionic current (I_{therm}) out of the bias window, as shown in Fig. 4. The maximum of ϕ_m separates I_{tunnel} and I_{therm} . Compared with the 8-nm FETs, the spectral currents of the 4-nm FETs in the *off* state increase sharply by several orders of magnitude. In the *on* state of the BiN *n*-type FETs, the gate voltage reduces the upward slope of the CBM of the channel and diminishes ϕ_m , while I_{therm} dominates the total current. Notably, although the CB is connected to the VB at the left edge of the gate, no current component is observed in this energy range [39]. The reason is that local and discontinuous states in the VB impede the movement of electrons from the LDOS in Fig. 4(b). As is known, the SS can be expressed as $S_s = r_{\text{tunnel}} S_{s\text{tunnel}}^{-1} + (1 - r_{\text{tunnel}}) S_{s\text{therm}}^{-1}$, where S_s is the SS, and r_{tunnel} is the percentage of the tunneling current (I_{tunnel}) in the total current [40]. Therefore, for the *n*-type FETs with longer channels studied here, the intraband tunneling is suppressed, and the SS is close to the ideal value, with a large $I_{\text{on}}/I_{\text{off}}$ ratio. Besides, on account of the large hole

effective mass, the *p*-type FETs also show a strong suppression of the source-to-drain tunneling, which is disabled only for the *p*-type FET with a 2-nm gate length.

In Fig. 5, taking the 8-nm FET as an example, the critical figures of merit for ballistic-transport performance are benchmarked against the ITRS requirements for LP devices. Firstly, a large enough *on*-state current is critical for logic switches to have a high switching speed and competitive performance in digital devices. From Fig. 5(a), the 8-nm BiN *n*-type FET has a value of I_{on} of $724 \mu\text{A}/\mu\text{m}$, which is larger than the LP ITRS requirement. For the *p*-type FET, it can be seen that its I_{on} is less than that of the *n*-type device and has a value of $101 \mu\text{A}/\mu\text{m}$. The reason lies in the larger carrier effective mass and the slower carrier velocity in the *p*-type FETs. The effective mass is proportional to the reciprocal of the curvature of the band-dispersion spectrum. As exhibited in Fig. 1, the effective mass of the holes is larger than that of the electrons in BiN. According to the formula $v = (1/h)(dE/dk) = (\hbar k/m^*)$, a larger effective mass decreases the carrier velocity, and thus the *on*-state current. On the other hand, because $I_{\text{tunnel}} \propto e^{-l/\sqrt{m^*\phi_m}}$, where l is the width of the barrier, I_{tunnel} decreases exponentially with the effective mass. Therefore, the larger effective mass easily suppresses the tunneling leakage. As a result, the BiN *p*-type FET exhibits a smaller I_{tunnel} than does an *n*-type FET.

Also, the ability to handle rapid operations is another significant factor in the performance of digital circuits. In this context, the gate capacitance (C_G) and the intrinsic delay time (τ) are two fundamental factors. C_G is calculated from $C_G = \partial Q_{\text{ch}} / \partial V_{GS}$, where Q_{ch} is the total charge in the channel region. As shown in Fig. 5(b), the values of C_G ($0.18 \text{ fF}/\mu\text{m}$) for the *n*- and *p*-type BiN FETs with an 8-nm gate length can meet the LP ITRS goal. The switching speed can be directly evaluated from the intrinsic delay time τ , by the formula $\tau = C_G V_{dd} / I_{\text{on}}$. In this case, the calculated values of τ for the *n*- and *p*-type FETs are 0.14 and 0.44 ps, respectively [as seen in Fig. 5(c)], which could also achieve the LP ITRS requirements for the next decade. Benefiting from a small τ , both *n*- and *p*-type BiN FETs could be potential logic transistors with a fast switching speed. The power dissipation $D_P = V_{dd} I_{\text{on}} \tau$ is also a vital

index concerning the switching energy. From Fig. 5(d), all of the calculated values of D_P for the 8-nm BiN FETs (0.075 and $0.13 \text{ fJ}/\mu\text{m}$) are much lower than the maximum value of the LP ITRS requirement. Similarly, related figures of merit of BiN 8-nm FETs with different doping concentrations are also benchmarked against the ITRS requirements for HP devices (as seen in Figs. S9 and S10) [28]. The results indicate that the metrics of highly doped ($2 \times 10^{13} \text{ cm}^{-2}$) FETs can meet the HP ITRS requirements.

Moreover, it is noteworthy that the CBM is relatively sharp, while the VBM is very flat. Interestingly, the two kinds of FET, with their optimal parameters, also demonstrate competitive performance. A band edge with an extreme character (either very sharp or flat) is beneficial for obtaining better performance. To investigate the inherent relation between electronic properties and device performance, monolayer PN (phosphorus nitride) is selected as a reference for comparison. The crystal structure and space group of PN are the same as those of BiN. Also, phosphorus and bismuth both belong to group VA, and the compounds BiN and PN belong to the same group of isoelectronic derivatives. Compared with compounds of different main-group elements, BiN and PN possess more similar electronic properties, which introduces as few variables as possible.

For different 2D semiconductors, the carrier effective mass is the primary difference in the context of application in FETs. The band gap also plays an important role in electronic devices. However, if the band gap is large enough to suppress minority-carrier leakage, this becomes a secondary issue [41]. In this case, monolayer PN has an indirect band gap of 1.75 eV, which is in a suitable range for use as a channel material for FETs. As presented in the green region in Fig. S11(a) [28], compared with 2D PN, the CBM structure of BiN is relatively sharp, causing a smaller DOS and electron effective mass. Moreover, we consider the electron-phonon interaction for the electrons here. Because of the smaller effective mass, the electron-phonon interaction in BiN is weaker than that in PN. This difference indicates less scattering in BiN, and so the electron mobility in BiN should be higher than in PN. As discussed above, a smaller effective mass makes it easier




FIG. 5. (a) *On*-state current, (b) gate capacitance, (c) delay time, and (d) power dissipation of *n*- and *p*-type BiN FETs with 8-nm gate length. The black dashed lines show the LP ITRS requirements.




FIG. 6. Power dissipation versus delay time for FETs composed of 2D BiN and other 2D FETs. The boundaries of the colored regions correspond to specific values of the EDP. AM, armchair direction; ZZ, zigzag direction.

to generate a high carrier velocity, and hence a high *on*-state current. Indeed, the value of I_{on} in *n*-type BiN FET is larger than that in PN (as seen in Fig. S11c [28]). Hence, the conduction-band dispersion of 2D BiN, which shows a very sharp character, is more suitable for *n*-type FETs than that of PN.

In contrast, for the valence-band edge, monolayer PN exhibits an evident dispersion, resulting in a smaller DOS around the Fermi level. As shown in Fig. S11(b) [28], the larger hole effective mass ($2.00 m_0$) leads to a more significant electron-phonon interaction in monolayer BiN. Furthermore, we compare the device performance, including the *on*-state current, SS, and $I_{\text{on}}/I_{\text{off}}$ ratio. According to the formula for the DOS ($g_s g_v / 2\pi \hbar^2 \sqrt{m_x^* m_y^*}$, where g_s and g_v are the spin and valley degeneracies, respectively), a large DOS could guarantee a sufficient current (I_{on}) in a channel material (as seen in Fig. S11d [28]). Also, due to the reduced probability of carriers tunneling through the potential barrier, the heavy effective mass could avoid a source-to-drain current I_{tunnel} and improve the SS in a BiN *p*-type FET. Therefore, a valence-band dispersion with a very flat character is also a characteristic of potential 2D BiN materials for sub-10-nm channels.

Furthermore, to evaluate the performance of BiN FETs more intuitively, we extract the power dissipation D_P versus the delay time τ for comparison with other 2D FETs in Fig. 6, namely devices made from MoS₂ [20], InSe [42], tellurene [43], phosphorene [44], arsenene [3], antimonene [3], Bi₂O₂Se [20], Sb₂Te₂Se [45], GeH [46], and HfSe₂ [47]. The EDP (equal to $D_P \times \tau$) is a key figure of merit that considers both performance (speed)

and energy dissipation simultaneously, and it is vital to seek the minimum EDP to obtain the optimum operational conditions. Since all of the devices are simulated with heavy doping in the electron regions and ohmic contact resistance is ignored, the results correspond to the upper limit of performance. As shown in Fig. 6, all EDPs of the BiN FETs (6.98×10^{-31} – 4.32×10^{-29} J s/μm) are below the ITRS 2028 requirement (1.02×10^{-28} J s/μm), indicating an appealing future for 2D transistors. In particular, the EDP of a BiN *n*-FET with an 8-nm gate length is 1.12×10^{-29} J s/μm, which is lower than the values reported for MoS₂ (2.61×10^{-29} – 6.03×10^{-28} J s/μm), tellurene (1.56×10^{-29} – 6.27×10^{-28} J s/μm), and Bi₂O₂Se (2.27×10^{-29} – 4.33×10^{-27} J s/μm) FETs. Accordingly, the EDP of BiN FETs shows sufficient competitiveness among 2D FETs.

IV. CONCLUSION

To summarize, we predict the performance limit of sub-10-nm 2D BiN MOSFETs through DFT and NEGF simulations. The 2D BiN material shows disparate band structures for the conduction- and valence-band edges, and the calculated small electron effective mass ($0.23 m_0$) indicates that a high phonon-limited mobility (3.49×10^3 cm² V⁻¹ s⁻¹) can potentially be obtained. Then, we simulate sub-10-nm monolayer BiN MOSFETs, which emerge with a performance compliant with industry requirements for ultrascaled channel lengths. With the optimal parameters, the results show good device performance and fulfill the HP and LP requirements of the

ITRS 2028 goals for digital circuits. To study whether the band edges of BiN, with their extreme character, are beneficial for obtaining high performance, we choose 2D PN as a reference substance for comparison with BiN. Based on an analysis of the effective mass, DOS, I_{on} , SS, etc., we obtain the result that a material whose band dispersion has an extreme character has advantages for sub-10-nm FETs. Also, benchmarking the EDP against other 2D FETs reveals that BiN FETs possess sufficient competitiveness. We expect that our predictions will provide a strong motivation for designing potential channel materials for next-generation FETs in the post-Moore era.

ACKNOWLEDGMENTS

This work was financially supported by the Training Program of the Major Research Plan of the National Natural Science Foundation of China (Grant No. 91964103), the Youth Program of the National Natural Science Foundation of China (Grant No. 11704406), the Natural Science Foundation of Jiangsu Province (Grant No. BK20180071), and the Fundamental Research Funds for the Central Universities (Grant No. 30919011109), and also sponsored by the Qing Lan Project of Jiangsu Province and the Six Talent Peaks Project of Jiangsu Province (Grant No. XCL-035).

- [1] G. Fiori, F. Bonaccorso, G. Iannaccone, T. Palacios, D. Neumaier, A. Seabaugh, S. K. Banerjee, and L. Colombo, Electronics based on two-dimensional materials, *Nat. Nanotechnol.* **9**, 768 (2014).
- [2] L. Tao, E. Cinquanta, D. Chiappe, C. Grazianetti, M. Fanciulli, M. Dubey, A. Molle, and D. Akinwande, Silicene field-effect transistors operating at room temperature, *Nat. Nanotechnol.* **10**, 227 (2015).
- [3] G. Pizzi, M. Gibertini, E. Dib, N. Marzari, G. Iannaccone, and G. Fiori, Performance of arsenene and antimonene double-gate MOSFETs from first principles, *Nat. Commun.* **7**, 12585 (2016).
- [4] Y. Wang, P. Huang, M. Ye, R. Quhe, Y. Pan, H. Zhang, H. Zhong, J. Shi, J. Lu, Many-body Effect, and Carrier Mobility, And device performance of hexagonal arsenene and antimonene, *Chem. Mater.* **29**, 2191 (2017).
- [5] R. Quhe, Q. Li, Q. Zhang, Y. Wang, H. Zhang, J. Li, X. Zhang, D. Chen, K. Liu, Y. Ye, L. Dai, F. Pan, M. Lei, and J. Lu, Simulations of Quantum Transport in Sub-5-nm Monolayer Phosphorene Transistors, *Phys. Rev. Appl.* **10**, 024022 (2018).
- [6] S. Zhang, Z. Yan, Y. Li, Z. Chen, and H. Zeng, Atomically thin arsenene and antimonene: Semimetal-semiconductor and indirect-direct band-Gap transitions, *Angew. Chem. Int. Ed.* **54**, 3112 (2015).
- [7] F. Ersan, D. Kecik, V. O. Özçelik, Y. Kadioglu, O. Üzengi Aktürk, E. Durgun, E. Aktürk, and S. Ciraci, Two-dimensional pnictogens: A review of recent progresses and

future research directions, *Appl. Phys. Rev.* **6**, 021308 (2019).

- [8] J. Wu, H. Yuan, M. Meng, C. Chen, Y. Sun, Z. Chen, W. Dang, C. Tan, Y. Liu, J. Yin, Y. Zhou, S. Huang, H. Q. Xu, Y. Cui, H. Y. Hwang, Z. Liu, Y. Chen, B. Yan, and H. Peng, High electron mobility and quantum oscillations in non-encapsulated ultrathin semiconducting Bi₂O₂Se, *Nat. Nanotechnol.* **12**, 530 (2017).
- [9] M. Qiao, J. Liu, Y. Wang, Y. Li, and Z. Chen, PdSeO₃ monolayer: Promising inorganic 2D photocatalyst for direct overall water splitting without using sacrificial reagents and cocatalysts, *J. Am. Chem. Soc.* **140**, 12256 (2018).
- [10] R. Peng, Y. Ma, Z. He, B. Huang, L. Kou, and Y. Dai, Single-Layer Ag₂S: A Two-dimensional bidirectional auxetic semiconductor, *Nano Lett.* **19**, 1227 (2019).
- [11] W. Zhou, J. Chen, P. Bai, S. Guo, S. Zhang, X. Song, L. Tao, and H. Zeng, Two-dimensional pnictogen for field-effect transistors, *Research* **2019**, 1046329 (2019).
- [12] Z. Liu, W. Feng, H. Xin, Y. Gao, P. Liu, Y. Yao, H. Weng, and J. Zhao, Two-dimensional spin-valley-coupled Dirac semimetals in functionalized SbAs monolayers, *Mater. Horiz.* **6**, 781 (2019).
- [13] M. Fortin-Deschênes, O. Waller, T. O. Mentes, A. Locatelli, S. Mukherjee, F. Genuzio, P. L. Levesque, A. Hébert, R. Martel, and O. Moutanabbir, Synthesis of antimonene on germanium, *Nano Lett.* **17**, 4970 (2017).
- [14] S. Zhang, S. Guo, Z. Chen, Y. Wang, H. Gao, J. Gómez-Herrero, P. Ares, F. Zamora, Z. Zhu, and H. Zeng, Recent progress in 2D group-VA semiconductors: From theory to experiment, *Chem. Soc. Rev.* **47**, 982 (2018).
- [15] J. Zhuang, C. Liu, Q. Gao, Y. Liu, H. Feng, X. Xu, J. Wang, J. Zhao, S. X. Dou, Z. Hu, and Y. Du, Band Gap modulated by electronic superlattice in blue phosphorene, *ACS Nano* **12**, 5059 (2018).
- [16] W. Zhou, S. Guo, S. Zhang, Z. Zhu, S. A. Yang, M. Chen, B. Cai, H. Qu, and H. Zeng, Unusual Electronic Transitions in Two-Dimensional Layered SnSb₂Te₄ Driven by Electronic State Rehybridization, *Phys. Rev. Appl.* **11**, 064045 (2019).
- [17] X. Zhang, A. Chen, and Z. Zhou, High-throughput computational screening of layered and two-dimensional materials, *WIREs Comput. Mol. Sci.* **9**, e1385 (2019).
- [18] C. C. Mayorga-Martinez, R. Gusmão, Z. Sofer, and M. Pumera, Pnictogen-Based enzymatic phenol biosensors: Phosphorene, arsenene, antimonene, and bismuthene, *Angew. Chem. Int. Ed.* **58**, 134 (2019).
- [19] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, Single-layer MoS₂ transistors, *Nat. Nanotechnol.* **6**, 147 (2011).
- [20] R. Quhe, J. Liu, J. Wu, J. Yang, Y. Wang, Q. Li, T. Li, Y. Guo, J. Yang, H. Peng, M. Lei, and J. Lu, High-performance sub-10 nm monolayer Bi₂O₂Se transistors, *Nanoscale* **11**, 532 (2019).
- [21] L. Kou, C. Chen, and S. C. Smith, Phosphorene: Fabrication, properties, and applications, *J. Phys. Chem. Lett.* **6**, 2794 (2015).
- [22] B. Liu, M. Köpf, A. N. Abbas, X. Wang, Q. Guo, Y. Jia, F. Xia, R. Weihrich, F. Bachhuber, F. Piethofer, H. Wang, R. Dhall, S. B. Cronin, M. Ge, X. Fang, T. Nilges, and C. Zhou, Black arsenic-phosphorus: Layered anisotropic infrared semiconductors with highly tunable compositions and properties, *Adv. Mater.* **27**, 4423 (2015).

- [23] F. Wu, H. Xia, H. Sun, J. Zhang, F. Gong, Z. Wang, L. Chen, P. Wang, M. Long, X. Wu, J. Wang, W. Ren, X. Chen, W. Lu, and W. Hu, AsP/InSe Van der Waals tunneling heterojunctions with ultrahigh reverse rectification ratio and high photosensitivity, *Adv. Funct. Mater.* **29**, 1900314 (2019).
- [24] W. Zhou, S. Zhang, Y. Wang, S. Guo, H. Qu, P. Bai, Z. Li, and H. Zeng, Anisotropic In-plane ballistic transport in monolayer black arsenic-phosphorus FETs, *Adv. Electron. Mater.* **6**, 1901281 (2020).
- [25] QuantumATK, version P-2019.03, <https://www.synopsys.com/silicon/quantumatk.html>.
- [26] J. P. Perdew, K. Burke, and M. Ernzerhof, Generalized Gradient Approximation Made Simple, *Phys. Rev. Lett.* **77**, 3865 (1996).
- [27] S. Datta, *Electronic Transport in Mesoscopic Systems* (Cambridge University Press, Cambridge, England, 1997).
- [28] See Supplemental Material at <http://link.aps.org/supplemental/10.1103/PhysRevApplied.13.044066> for further details of the structure, stability, electronic property, transfer characteristics, LDOS, and transmission eigenstates of 2D BiN FETs.
- [29] S. Zhang, M. Xie, F. Li, Z. Yan, Y. Li, E. Kan, W. Liu, Z. Chen, and H. Zeng, Semiconducting Group15 monolayers: A broad range of band gaps and high carrier mobilities, *Angew. Chem. Int. Ed.* **55**, 1666 (2016).
- [30] Y. Huang, C. Zhu, S. Zhang, X. Hu, K. Zhang, W. Zhou, S. Guo, F. Xu, and H. Zeng, Ultrathin bismuth nanosheets for stable Na-Ion batteries: Clarification of structure and phase transition by in situ observation, *Nano Lett.* **19**, 1118 (2019).
- [31] Y. Nie, M. Rahman, P. Liu, A. Sidike, Q. Xia, and G.-H. Guo, Room-temperature half-metallicity in monolayer honeycomb structures of group-V binary compounds with carrier doping, *Phys. Rev. B* **96**, 075401 (2017).
- [32] T. Cao, Z. Li, and S. G. Louie, Tunable Magnetism and Half-Metallicity in Hole-Doped Monolayer GaSe, *Phys. Rev. Lett.* **114**, 236602 (2015).
- [33] J. Zhao, W. Guo, and J. Ma, Tunable rashba spin splitting in quantum-spin hall-insulator AsF bilayers, *Nano Res.* **10**, 491 (2017).
- [34] C. R. Ast, J. Henk, A. Ernst, L. Moreschini, M. C. Falub, D. Pacilé, P. Bruno, K. Kern, and M. Grioni, Giant Spin Splitting Through Surface Alloying, *Phys. Rev. Lett.* **98**, 186807 (2007).
- [35] Y. Feng, Q. Jiang, B. Feng, M. Yang, T. Xu, W. Liu, X. Yang, M. Arita, E. F. Schwier, K. Shimada, H. O. Jeschke, R. Thomale, Y. Shi, X. Wu, S. Xiao, S. Qiao, and S. He, Rashba-like spin splitting along three momentum directions in trigonal layered PtBi₂, *Nat. Commun.* **10**, 4765 (2019).
- [36] P. D. C. King, R. C. Hatch, M. Bianchi, R. Ovsyannikov, C. Lupulescu, G. Landolt, B. Slomski, J. H. Dil, D. Guan, J. L. Mi, E. D. L. Rienks, J. Fink, A. Lindblad, S. Svensson, S. Bao, and G. Balakrishnan, Large Tunable Rashba Spin Splitting of a Two-Dimensional Electron Gas in Bi₂Se₃, *Phys. Rev. Lett.* **107**, 096802 (2011).
- [37] K. Ishizaka *et al.*, Giant Rashba-Type Spin Splitting in Bulk BiTeI, *Nat. Mater.* **10**, 521 (2011).
- [38] International Technology Roadmap for Semiconductors, 2013. www.itrs2.net.
- [39] J. Yang, R. Quhe, Q. Li, S. Liu, L. Xu, Y. Pan, H. Zhang, X. Zhang, J. Li, J. Yan, B. Shi, H. Pang, L. Xu, Z. Zhang, J. Lu, and J. Yang, Sub 10 nm bilayer Bi₂O₂Se transistors, *Adv. Electron. Mater.* **5**, 1800720 (2019).
- [40] J. Wang, Q. Cai, J. Lei, G. Yang, J. Xue, D. Chen, B. Liu, H. Lu, R. Zhang, and Y. Zheng, Performance of monolayer blue phosphorene double-gate MOSFETs from the first principles, *ACS Appl. Mater. Interfaces* **11**, 20956 (2019).
- [41] W. Cao, J. Kang, D. Sarkar, W. Liu, and K. Banerjee, 2D semiconductor FETs—projections and design for Sub-10 nm VLSI, *IEEE Trans. Electron Devices* **62**, 3459 (2015).
- [42] Y. Wang, R. Fei, R. Quhe, J. Li, H. Zhang, X. Zhang, B. Shi, L. Xiao, Z. Song, J. Yang, J. Shi, F. Pan, and J. Lu, Many-Body effect and device performance limit of monolayer InSe, *ACS Appl. Mater. Interfaces* **10**, 23344 (2018).
- [43] J. Yan, H. Pang, L. Xu, J. Yang, R. Quhe, X. Zhang, Y. Pan, B. Shi, S. Liu, L. Xu, J. Yang, F. Pan, Z. Zhang, and J. Lu, Excellent device performance of Sub-5-nm monolayer tellurene transistors, *Adv. Electron. Mater.* **5**, 1900226 (2019).
- [44] F. Liu, Y. J. Wang, X. Y. Liu, J. Wang, and H. Guo, Ballistic transport in monolayer black phosphorus transistors, *IEEE Trans. Electron Devices* **61**, 3871 (2014).
- [45] H. Qu, W. Zhou, S. Guo, Z. Li, Y. Wang, and S. Zhang, Ballistic quantum transport of Sub-10 nm 2D Sb₂Te₂Se transistors, *Adv. Electron. Mater.* **5**, 1900813 (2019).
- [46] Y. J. Zhao, A. AlMutairi, and Y. Yoon, Assessment of germanane field-effect transistors for CMOS technology, *IEEE Electron Device Lett.* **38**, 1743 (2017).
- [47] A. AlMutairi and Y. Yoon, Device performance assessment of monolayer HfSe₂: A New layered material compatible with high-kappa HfO₂, *IEEE Electron Device Lett.* **39**, 1772 (2018).