

# Realization of Complete Boolean Logic Functions using a Single Memtranstor


Jianxin Shen,<sup>1,2</sup> Peipei Lu,<sup>1,2</sup> Dashan Shang,<sup>1,3</sup> and Young Sun<sup>1,2,4,\*</sup>

<sup>1</sup>*Beijing National Laboratory for Condensed Matter Physics and Beijing Advanced Innovation Center for Materials Genome Engineering, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, People's Republic of China*

<sup>2</sup>*School of Physical Science, University of Chinese Academy of Sciences, Beijing 100190, China*

<sup>3</sup>*The Key Laboratory of Microelectronics Device & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China*

<sup>4</sup>*Songshan Lake Materials Laboratory, Dongguan, Guangdong 523808, China*

 (Received 21 May 2019; revised manuscript received 31 August 2019; published 27 November 2019)

A memtranstor that directly correlates charge ( $q$ ) and magnetic flux ( $\varphi$ ) via the nonlinear magnetoelectric effects is considered as the fourth memelement in addition to the memristor, memcapacitor, and meminductor. Just like the well-known memristor, the memtranstor also holds a great potential for developing advanced electronic devices such as nonvolatile memory and artificial synapses. Complete Boolean logic functions can be implemented in a single memtranstor made of the  $\text{Fe}_{0.81}\text{Ga}_{0.19}/[\text{Pb}(\text{Mg}_{1/3}\text{Nb}_{2/3})\text{O}_3]_{0.7}[\text{PbTiO}_3]_{0.3}/\text{Fe}_{0.81}\text{Ga}_{0.19}$  multiferroic heterostructure. There are four variables in a memtranstor: the initial state, the input electric potentials of two terminals, and the phase angle. By assigning different values to the four variables, 16 complete Boolean logic functions are demonstrated in experiments using a single memtranstor. The sign of the magnetoelectric voltage of the device is considered as logic output. The concurrence of nonvolatile memory and complete Boolean logic functions makes the memtranstor a promising candidate for future computing systems beyond von Neumann architecture.

DOI: [10.1103/PhysRevApplied.12.054062](https://doi.org/10.1103/PhysRevApplied.12.054062)

## I. INTRODUCTION

The development of information technology puts forward higher requirements for information storage and computing capabilities of computers. The traditional von Neumann architecture that separates the logic and memory units is becoming a bottleneck to further improve the performance of computers because of the interconnect delays due to the transfer of data from the memory circuit to the logic circuit [1]. Therefore, there is strong interest in developing future computing systems with logic-in-memory architecture where memory and logic functions are integrated in a single device. To this end, many nonvolatile devices such as the memristor [2–9], phase change memory (PCM) [10–12], and magnetic tunneling junctions [13–16] have been used to implement logic functions in the past decades.

As the fourth fundamental circuit element, the transtor is a two-terminal device defined by the relationship between charge ( $q$ ) and magnetic flux ( $\varphi$ ) [17]. Its counterpart memelement, called a memtranstor, is characterized by nonlinear hysteresis loops between  $q$  and  $\varphi$ . The  $q$ - $\varphi$  relationship in these devices is based on the

magnetoelectric (ME) effects [18], that is, magnetic field control of electric polarization and electric field control of magnetization. As demonstrated experimentally [19], the ME effects in the memtranstor yield a relationship between  $\Delta P$  and  $\Delta H$ , which can be converted into the  $\Delta q \sim \Delta \varphi$  relationship. In the memtranstor, the quantity called transtance ( $T = dq/d\varphi$ ) can be switched between positive and negative or high and low by external fields. The value of transtance is usually represented by the ME voltage ( $V_{\text{ME}}$ ) in practical devices. Just like the memristor [6–9] and memcapacitor [20], the memtranstor also has great potential for developing nonvolatile information devices. In our previous studies, the memtranstor has been successfully used to implement nonvolatile memory [21–23] and nonvolatile logic gates [24] as well as artificial synapse devices [25]. The advantages of the memtranstor rely on its simple sandwich structure, which is good for fabrication, its low energy consumption in writing (comparable to that of ferroelectric memories), and its nondestructive parallel reading.

In a recent study, we realized nonvolatile NOR and NAND Boolean logic functions in a memtranstor made of a  $\text{Ni}/[\text{Pb}(\text{Mg}_{1/3}\text{Nb}_{2/3})\text{O}_3]_{0.7}[\text{PbTiO}_3]_{0.3}/\text{Ni}$  multiferroic structure [24]. However, functional completeness and computation complexity are two important criteria to

\*youngsun@iphy.ac.cn

evaluate the performance of a logic methodology. Functional completeness indicates that one Boolean logic set can be used to express all possible truth tables by only using members of the set [26]. {NOR} and {NAND} are two well-known complete binary Boolean logic sets. NAND and NOR can assemble into any Boolean logic functions. For example, the XOR gate can be realized by connecting four NAND gate  $p \cdot \bar{q} + \bar{p} \cdot q = \overline{p \cdot \bar{p} \cdot \bar{q} \cdot q \cdot \bar{p} \cdot \bar{q}}$ . Thus, multiple devices are required to implement other Boolean logic functions. In computer science, the computational complexity is the amount of required resources to realize the computation [27]. The resources can be simply understood as the number of logic gates and operation steps. Therefore, it requires significant computational complexity to realize other Boolean logic functions using NAND or NOR gates. In this work, we intend to realize complete Boolean logic functions in a single memtranstor, which will greatly reduce the computational complexity while keeping the functional completeness.

## II. EXPERIMENTS

The memtranstor prepared in this work is made of the  $\text{Fe}_{0.81}\text{Ga}_{0.19}/[\text{Pb}(\text{Mg}_{1/3}\text{Nb}_{2/3})\text{O}_3]_{0.7}[\text{PbTiO}_3]_{0.3}/\text{Fe}_{0.81}\text{Ga}_{0.19}$  (FeGa/PMN-PT/FeGa) sandwich structure with

in-plane magnetic moment ( $M$ ) and out-of-plane electric polarization ( $P$ ) as shown in Fig. 1(a). The FeGa binary alloy (galfenol) is an excellent material to fabricate a memtranstor because of its large magnetostrictive coefficient, low saturation magnetic field, and low cost [28,29]. PMN-PT is a well-known commercial ferroelectric material with a high piezoelectric coefficient [30]. Thus, the memtranstor will produce significant ME coupling effects through interfacial strain between the magnetic and ferroelectric layers. More importantly, the FeGa/PMN-PT/FeGa memtranstor shows a large ME voltage around zero dc magnetic field ( $H_{\text{dc}}$ ), which is known as the self-bias effect [31–33]. This is good for practical applications because no dc bias magnetic field is required.

The FeGa/PMN-PT/FeGa memtranstor is prepared by magnetron sputtering two FeGa layers on the surface of a PMN-PT ( $2 \times 5 \times 0.2 \text{ mm}^3$ ) single crystal substrate with (110)-cut. The thickness of the FeGa layer is 500 nm and the top and bottom FeGa layers act as magnetic layers and electrodes. In this work, this large device is used to demonstrate the principle of complete Boolean logic functions. We note that the device size can be easily scaled down by nanofabrication for practical applications.

A typical dynamic technique is used to measure the ME voltage. A small ac magnetic field  $H_{\text{ac}}$  (phase angle  $\alpha$ )




FIG. 1. Structure and principle of the memtranstor. (a) The structure of the FeGa/PMN-PT/FeGa memtranstor with in-plane magnetization in the FeGa layer and out-of-plane polarization in the PMN-PT layer. The array of memtranstors is placed into a read solenoid, which generates an ac magnetic field ( $H_{\text{ac}}$ ) with phase angle  $\alpha$ . The ME voltage is detected by a lock-in amplifier with reference phase angle  $\beta$ . The arrows represent directions of positive  $E$  and  $H$ . (b),(c) The ME voltage as a function of dc bias magnetic field after positive (red) and negative (black) poling. The  $H_{\text{ac}}$  is 1 Oe with a frequency of 10 kHz. The phase angle is set to  $\alpha = \beta$  in (b) and  $\alpha = \beta + \pi$  in (c), respectively. The sign of the ME voltage can be controlled by selecting the direction of polarization as well as the phase angle.

with a frequency of 10 kHz is generated through a solenoid driven by a Keithley 6221 ac current source. Meanwhile, the inductive voltage on the device by  $H_{ac}$  is picked up by using a Stanford Research SR830 lock-in amplifier with a reference phase angle  $\beta$ . To switch the electric polarization of PMN-PT, an electric field pulse is applied by using a Keithley 6517B source meter. The device is placed in the Oxford TeslatronPT superconducting magnet system to apply an in-plane dc magnetic field. All the measurements are performed at room temperature.

### III. RESULTS AND DISCUSSION

Figure 1(b) shows the measured ME voltage as a function of  $H_{dc}$  when the phase angles  $\alpha$  and  $\beta$  are set to be identical ( $\alpha = \beta$ ). The memtranstor is fully poled under an electric field of  $-4 \text{ kV cm}^{-1}$  before measuring the ME voltage. When  $P$  is set downward (black line), the ME voltage gradually increases from zero to the maximum (approximately  $16.5 \mu\text{V}$ ) with the  $H_{dc}$  sweeping from 5 to 0.4 kOe. The ME voltage reaches the minimum (approximately  $-11 \mu\text{V}$ ) at  $-1 \text{ kOe}$  and gradually returns to zero when  $H_{dc}$  is swept to  $-5 \text{ kOe}$ . When the magnetic field is scanned from negative to positive, the ME voltage reaches the minimum (approximately  $-16.5 \mu\text{V}$ ) at  $-0.4 \text{ kOe}$  and the maximum (approximately  $11 \mu\text{V}$ ) at  $1 \text{ kOe}$ . The ME voltage remains at a high level of about  $\pm 11.5 \mu\text{V}$  at zero magnetic field due to the self-bias effect. The ME voltage is reduced to zero at  $\pm 5 \text{ kOe}$  because the magnetization of FeGa is saturated at high magnetic fields and the magnetostrictive coefficient is close to zero. In contrast, when  $P$  is set upward (red line), the sign of the ME voltage is totally opposite, being negative in positive  $H_{dc}$  and positive in negative  $H_{dc}$ . For comparison, Fig. 1(c) shows the ME voltage measured with the phase angle  $\alpha = \beta + \pi$ . The sign of the ME voltage becomes exactly opposite to the case of  $\alpha = \beta$ .

We use a lock-in amplifier to read the ME voltage as shown in Fig. 1(a). A lock-in amplifier is a widely used instrument to detect small ac signals [34]. The ME signal  $[V_{sig} \sin(\omega_s t + \alpha)]$  is multiplied by the lock-in reference signal  $[V_L \sin(\omega_L t + \beta)]$  and produces two sine waves

$$\begin{aligned} V &= V_{sig} V_L \sin(\omega_s t + \alpha) \sin(\omega_L t + \beta) \\ &= \frac{1}{2} V_{sig} V_L \cos[(\omega_S - \omega_L)t + \alpha - \beta] \\ &\quad - \frac{1}{2} V_{sig} V_L \cos[(\omega_S + \omega_L)t + \alpha + \beta], \end{aligned} \quad (1)$$

where  $V_{sig}$  and  $V_L$  are the magnitudes of the ME signal and lock-in reference signals, and  $\omega_S$ ,  $\omega_L$ ,  $\alpha$ , and  $\beta$  are the frequencies and phase angles. The ME signal has the same frequency and phase angle as the  $H_{ac}$  and ac current source. The output signal will be  $V = \frac{1}{2} V_{sig} V_L \cos(\alpha - \beta)$  after the multiplied signal passes through a low pass filter of the lock-in amplifier. Thus, the output ME voltage

depends on the phase difference between  $\alpha$  and  $\beta$ , which provides an extra parameter to control the output states of the device. For  $\alpha = \beta$  and  $\alpha = \beta + \pi$ , the ME signals are opposite, as shown in Figs. 1(b) and 1(c).

We first test the function of nonvolatile memory based on the memtranstor. As shown in Figs. 2(a) and 2(b), the ME voltage of the device can be switched between positive and negative by applying  $\pm 4 \text{ kV cm}^{-1}$   $E$ -field pulses with 10-ms widths. The role of the applied electric pulse is to reverse the electric polarization so that the ME coefficient changes its sign. In this kind of device, the ME coupling is caused by the interfacial strain between the magnetic and ferroelectric layers. The ME voltage can be described by the following equation

$$V_{ME} \propto \frac{dP}{dH} = \frac{dP}{d\lambda} \frac{d\lambda}{dH}, \quad (2)$$

where  $\lambda$  is the strain,  $dP/d\lambda$  is the piezoelectric coefficient, and  $dH/d\lambda$  is the magnetostriction coefficient. When the direction of  $P$  is reversed, the piezoelectric coefficient becomes opposite, which leads to the switching of the ME voltage.

In principle, the memtranstor can work at a much faster speed because the microscopic mechanism is the switch of the ferroelectric domains by applying an  $E$  field. The ME voltage retains its state for a long time after removing the electric pulse, showing excellent retention behavior. Thanks to the self-bias effect of the FeGa/PMN-PT/FeGa memtranstor, all the above measurements are performed under zero dc bias magnetic field. In addition, the memtranstor shows a good endurance. The ME voltage




FIG. 2. Two-level nonvolatile memory based on the FeGa/PMN-PT/FeGa memtranstor. (a),(b) Repeating switch of the ME voltage between positive and negative in a zero bias magnetic field with phase angles  $\alpha = \beta$  and  $\alpha = \beta + \pi$ , respectively. (c) The sequence of  $E$ -field pulses. After applying a  $\pm 4 \text{ kV cm}^{-1}$  pulse with a 10-ms width to reverse electric polarization, the ME voltage is measured for 100 s.




FIG. 3. Principle of logic operation using a memtranstor. (a) The operation sequence to realize logic functions. There are three steps to complete a logic function: initialization, writing, and read-out. Four parameters are used in these three steps. (b) The assignment table for the four parameters. Each parameter only has two choices, which represent two logic inputs “1” and “0.” (c) The assignment for the four parameters in each of the 16 Boolean logic functions.

does not show any sign of decay after  $10^3$  cycles (see Fig. S1 in the Supplemental Material [35]).

The completely opposite behavior of the ME voltage shown in Figs. 2(a) and 2(b) is due to the difference in phase angle. When the phase angle is set from  $\alpha = \beta$  [Fig. 2(a)] to  $\alpha = \beta + \pi$  [Fig. 2(b)], the sign of the ME voltage reverses, becoming positive after the  $+4 \text{ kV cm}^{-1}$  electric pulse and negative after the  $-4 \text{ kV cm}^{-1}$  electric pulse. Therefore, there are three ways to control the sign of the ME voltage. First, when  $\alpha$  equals  $\beta$ , the ME voltage can be switched from positive (negative) to negative (positive) by applying electric pulses to reverse the direction of electric polarization. Second, one can switch the sign of the ME voltage by changing the phase angle from  $\alpha = \beta$  to  $\alpha = \beta + \pi$ . Third, the ME voltage can be changed from positive to negative by applying a magnetic field to reverse the direction of magnetization (Fig. 1). These characteristics of the memtranstor provide a solution for realizing complete logic operations in a single device.

Previous studies have suggested that four logic variables are necessary in order to implement complete logic through mathematical equations [6–9]. In fact, there are four variables to control the output of the ME voltage of the memtranstor: the initial state, the electric fields of two terminals, and the phase angle, which are defined as  $W$ ,  $A$ ,  $B$ , and  $C$ , respectively.

There are three steps to perform a logic operation in the memtranstor. As shown in Fig. 3(a), the first step is “initialization”: the ME voltage is set to positive ( $W = 1$ ) by applying a  $-4 \text{ kV cm}^{-1}$   $E$  field pulse or negative ( $W = 0$ ) by applying a  $+4 \text{ kV cm}^{-1}$  pulse. The second step is

“writing,” which involves three variables.  $C$  representing the phase angle is defined as  $C = 1$  for  $\alpha = \beta$  and  $C = 0$  for  $\alpha = \beta + \pi$ .  $A$  and  $B$  representing the electric fields applied on two terminals of the memtranstor are defined as  $A, B = 1$  for  $+2 \text{ kV cm}^{-1}$  and  $A, B = 0$  for  $-2 \text{ kV cm}^{-1}$ . When  $A = B$ , the electric field on the memtranstor is zero, and thus the ME voltage remains in the initial state; when  $A \neq B$ , the electric field on the memtranstor is either  $+4$  or  $-4 \text{ kV cm}^{-1}$ , and the ME voltage could be changed or not depending on the initial state. The final step is “read-out” in which the ME voltage is measured. The sign of the ME voltage represents the output of logic operations, positive as “1” and negative as “0.”

As mentioned above,  $W = 1$  means a positive ME voltage. There are two ways to switch the ME voltage from positive to negative. First, applying a  $+4 \text{ kV cm}^{-1}$   $E$  pulse ( $A \cdot B = 1$ ) to the device while keeping the phase angle  $\alpha = \beta$  unchanged ( $C = 1$ ). Second, applying a zero or  $-4 \text{ kV cm}^{-1}$   $E$  pulse ( $\bar{A} \cdot \bar{B} = 1$ ) and changing the phase angle to  $\alpha = \beta + \pi$  ( $C = 0$ ). Similarly, when  $W = 0$ , we can set  $\bar{A} \cdot \bar{B} = 1, C = 1$  or  $A \cdot B = 1, C = 0$  to change the negative ME voltage to positive. Thus, we can use the following equation to describe the relationship between logic output  $L$  and four input variables

$$L = W \cdot (\overline{A \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C}}) + \bar{W} \cdot (\bar{A} \cdot B \cdot C + \bar{A} \cdot B \cdot \bar{C}) \quad (3)$$

By assigning different values to the four variables, we can realize all 16 Boolean logic gates as listed in Fig. 3(c).






FIG. 4. Implementation of NOR function using the FeGa/PMN-PT/FeGa memristor. (a) The operation sequence to realize NOR logic function.  $A$  and  $C$  are preset to 0,  $W$  and  $B$  are two logic inputs. (b) The truth table of NOR operation. (c)–(f) Experimental results for four computing processes of NOR operation. The lines in step 1 and step 2 represent the applied electric field pulses in the initialization and writing steps. The dot lines in step 3 are read-out of the ME voltage of the memristor. Positive and negative ME voltages are regarded as logic 1 and 0, respectively.

$p$  and  $q$  are two input variables of Boolean logic gates. It is worth noting that the nonvolatile result of the last operation can be used as the initial state of the next cycle. For logic null and NAND, they can be realized by assigning  $W$ ,  $A$ ,  $B$ ,  $C$  to  $p$ ,  $q$ ,  $q$ ,  $\bar{p}$ , and  $0$ ,  $\bar{p}$ ,  $q$ ,  $0$ , respectively. The  $\bar{p}$  is employed as an input, which is also used in other work [5,7]. It is convenient to implement by adding an inverter before the logic device. The inputs of the other 14 logic functions are simple. Here, we use the NOR logic function as an example to prove the principle of the logic operation using the memristor.

NOR is a universal Boolean logic gate where the output is always 0 except when the inputs are both logic 0, for which the output is 1. According to Fig. 3(c), the four variables  $W$ ,  $A$ ,  $B$ , and  $C$  are assigned to  $p$ ,  $0$ ,  $q$ ,  $0$ , respectively.  $p$  and  $q$  represent two inputs.  $A = 0$  and  $C = 0$  means that the electric field of one terminal is  $-2 \text{ kV cm}^{-1}$  and the phase angle is  $\alpha = \beta + \pi$ . The operation process is

shown in Fig. 4(a). Figure 4(b) shows the truth table of NOR.

The experimental results obtained for the FeGa/PMN-PT/FeGa memristor are shown in Figs. 4(c)–4(f). The function of NOR logic is fully realized. In Fig. 4(c),  $W = p = 0$  and  $B = q = 0$ , which means that the initialization is to set the ME voltage to negative and the electric field of another terminal is also  $-2 \text{ kV cm}^{-1}$ . In this case, the electric field on the memristor is zero and the ME voltage should not change. However, the phase angle is  $\alpha = \beta + \pi$  ( $C = 0$ ) so that the ME voltage is reversed from negative to positive. Finally, the logic output is 1.

In Fig. 4(d),  $W = p = 0$  and  $B = q = 1$ , which means that the initialization is to set the ME voltage to negative and the electric field of another terminal is  $+2 \text{ kV cm}^{-1}$ . In this case, the electric field on the memristor is  $-4 \text{ kV cm}^{-1}$ , which is able to reverse the electric polarization so that the ME voltage is switched from negative to positive. As

the phase angle is  $\alpha = \beta + \pi$  ( $C=0$ ), the final ME voltage changes from positive to negative. Thus, the logic output is 0. In Fig. 4(e),  $W=p=1$  and  $B=q=0$ , which means that the initialization is to set the ME voltage to positive and the electric field of another terminal is set to  $-2\text{ kV cm}^{-1}$ . In this case, the electric field on the memtranstor is zero and the ME voltage remains unchanged. Since the phase angle is  $\alpha = \beta + \pi$  ( $C=0$ ), the final ME voltage is changed from positive to negative. Therefore, the logic output is 0. In Fig. 4(f),  $W=p=1$  and  $B=q=1$ , which means that the initialization is to set the ME voltage to positive and the electric field of another terminal is set to  $+2\text{ kV cm}^{-1}$ . In this case, the electric field on the memtranstor is  $-4\text{ kV cm}^{-1}$  and the ME voltage remains positive. Since the phase angle is  $\alpha = \beta + \pi$  ( $C=0$ ), the final ME voltage changes from positive to negative. Thus, the logic output is 0.

The above experimental results clearly demonstrate the function of NOR logic in a single memtranstor. Furthermore, the 15 other Boolean logic operations are also realized by assigning suitable values as listed in Fig. 3(c). The experimental results are presented in the Supplemental Material (Figs. S2–S16) [35]. There are five essential characteristics for a device to perform Boolean logic [36]. The complete set of Boolean logic gates are realized in the memtranstor. The binary input and output states make the memtranstor meet the “nonlinearity” requirements. “Gain” is ensured because the  $V_{\text{ME}}$  (output) is induced by the  $H_{\text{ac}}$  supplied by an independent reading coil. As the  $V_{\text{ME}}$  (output) is not able to change the states of the memtranstor and has no effect on the phase angle, the requirement of “feedback elimination” is also met in the memtranstor. As for “concatenability,” the  $V_{\text{ME}}$  (output) can act as  $A$  and  $B$  to another logic gate through a voltage amplifier. In addition, the concatenability of input  $C$  (lock-in phase) can be implemented by an independent phase switcher that transforms positive or negative voltage to a  $0^\circ$  or  $180^\circ$  phase angle.

#### IV. CONCLUSION

The memtranstor that employs the nonlinear ME effects provides a promising route for developing nonvolatile electronic devices. In addition to the nonvolatile memory, we implement all 16 Boolean logic functions in a single memtranstor made of the FeGa/PMN-PT/FeGa multiferroic heterostructure. The initial state, the electric potentials of two terminals, and the phase angle are used as four variables in logic operations. The realization of complete Boolean logic functions in a single device would greatly increase device density and significantly improve computing efficiency. Furthermore, the memtranstor as logic gates inherits its advantages as a memory device: a simple sandwich structure for low cost and easy fabrication, high speed and energy efficiency in the writing process, as well as parallel mode in reading. The concurrence of nonvolatile

memory and Boolean logic functions makes the memtranstor a potential candidate as elements for computing systems beyond von Neumann architecture.

#### ACKNOWLEDGMENTS

This work was supported by the National Natural Science Foundation of China (Grants No. 51725104, No. 11534015, and No. 51671213), the National Key Research and Development Program of China (Grant No. 2016YFA0300701), and Beijing Natural Science Foundation (Grant No. Z180009).

- 
- [1] J. Backus, Can programming be liberated from the von Neumann style?: A functional style and its algebra of programs, *Commun. ACM* **21**, 613 (1978).
  - [2] D. Ielmini and H.-S. P. Wong, In-memory computing with resistive switching devices, *Nat. Electron.* **1**, 333 (2018).
  - [3] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, “Memristive” switches enable “stateful” logic operations via material implication, *Nature* **464**, 873 (2010).
  - [4] J. J. Yang, D. B. Strukov, and D. R. Stewart, Memristive devices for computing, *Nat. Nanotechnol.* **8**, 13 (2012).
  - [5] C. Bing, F. Cai, J. Zhou, M. Wen, P. Sheridan, and W. D. Lu, in *IEEE Int. Electron Devices Meet. (IEDM)* (2015), p. 1751.
  - [6] A. Siemon, T. Breuer, N. Aslam, S. Ferch, and E. Linn, Realization of Boolean logic functionality using redox-based memristive devices, *Adv. Funct. Mater.* **25**, 6414 (2015).
  - [7] T. You, Y. Shuai, W. Luo, N. Du, D. Bürger, I. Skorupa, R. Hübner, S. Henker, C. Mayr, R. Schüffny, T. Mikolajick, O. G. Schmidt, and H. Schmidt, Exploiting memristive BiFeO<sub>3</sub> bilayer structures for compact sequential logics, *Adv. Funct. Mater.* **24**, 3357 (2014).
  - [8] Y. Li, Y. Zhou, L. Xu, K. Lu, Z. Wang, N. Duan, L. Jiang, L. Cheng, T. Chang, K. Chang, H. Sun, K. Xue, and X. Miao, Realization of functional complete stateful Boolean logic in memristive crossbar, *ACS Appl. Mater. Interfaces* **8**, 34559 (2016).
  - [9] Y. Zhou, Y. Li, L. Xu, S. Zhong, H. Sun, and X. Miao, 16 Boolean logics in three steps with two anti-serially connected memristors, *Appl. Phys. Lett.* **106**, 233502 (2015).
  - [10] M. Cassinerio, N. Ciochini, and D. Ielmini, Logic computation in phase change materials by threshold and memory switching, *Adv. Mater.* **25**, 5975 (2013).
  - [11] C. D. Wright, P. Hosseini, and J. A. V. Diodado, Beyond von-Neumann computing with nanoscale phase-change memory devices, *Adv. Funct. Mater.* **23**, 2248 (2013).
  - [12] Y. Li, Y. P. Zhong, Y. F. Deng, Y. X. Zhou, L. Xu, and X. S. Miao, Nonvolatile “AND,” “OR,” and “NOT” Boolean logic gates based on phase-change memory, *J. Appl. Phys.* **114**, 234503 (2013).
  - [13] A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, Programmable computing with a single magnetoresistive element, *Nature (London)* **425**, 485 (2003).

- [14] W. C. Black and B. Das, Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices, *J. Appl. Phys.* **87**, 6674 (2000).
- [15] R. Richter, H. Boeve, L. Bär, J. Bangert, U. K. Klostermann, J. Wecker, and G. Reiss, Field programmable spin-logic based on magnetic tunneling elements, *J. Magn. Mater.* **240**, 127 (2002).
- [16] J. Wang, H. Meng, and J. Wang, Programmable spintronics logic device based on a magnetic tunnel junction element, *J. Appl. Phys.* **97**, 10D509 (2005).
- [17] D. Shang, Y. Chai, Z. Cao, J. Lu, and Y. Sun, Toward the complete relational graph of fundamental circuit elements, *Chin. Phys. B* **25**, 068402 (2015).
- [18] W. Eerenstein, N. D. Mathur, and J. F. Scott, Multiferroic and magnetoelectric materials, *Nature* **442**, 759 (2006).
- [19] S. P. Shen, D. S. Shang, Y. S. Chai, and Y. Sun, Realization of a flux-driven memtransistor at room temperature, *Chin. Phys. B* **25**, 027703 (2016).
- [20] Z. Wang, et al., Capacitive neural network with neuro-transistors, *Nat. Commun.* **9**, 3208 (2018).
- [21] J. Shen, J. Cong, Y. Chai, D. Shang, S. Shen, K. Zhai, Y. Tian, and Y. Sun, Nonvolatile Memory Based on Non-linear Magnetoelectric Effects, *Phys. Rev. Appl.* **6**, 021001 (2016).
- [22] J. Shen, J. Cong, D. Shang, Y. Chai, S. Shen, K. Zhai, and Y. Sun, A multilevel nonvolatile magnetoelectric memory, *Sci. Rep.* **6**, 34473 (2016).
- [23] P. Lu, D. Shang, J. Shen, Y. Chai, C. Yang, K. Zhai, J. Cong, S. Shen, and Y. Sun, Nonvolatile transtance change random access memory based on magnetoelectric P(VDF-TrFE)/Metglas heterostructures, *Appl. Phys. Lett.* **109**, 252902 (2016).
- [24] J. Shen, D. Shang, Y. Chai, Y. Wang, J. Cong, S. Shen, L. Yan, W. Wang, and Y. Sun, Nonvolatile Multilevel Memory and Boolean Logic Gates Based on a Single Ni/[Pb(Mg<sub>1/3</sub>Nb<sub>2/3</sub>)O<sub>3</sub>]<sub>0.7</sub>[PbTiO<sub>3</sub>]<sub>0.3</sub>/Ni Heterostructure, *Phys. Rev. Appl.* **6**, 064028 (2016).
- [25] J. Shen, D. Shang, Y. Chai, S. Wang, B. Shen, and Y. Sun, Mimicking synaptic plasticity and neural network using memtransistors, *Adv. Mater.* **30**, 1706717 (2018).
- [26] H. Enderton and H. B. Enderton, *A Mathematical Introduction to Logic* (Academic Press, Michigan, 2001).
- [27] D.-Z. Du and K.-I. Ko, *Theory of Computational Complexity* (John Wiley & Sons, New Jersey, 2011).
- [28] R. Wu, Origin of large magnetostriction in FeGa alloys, *J. Appl. Phys.* **91**, 7358 (2002).
- [29] H. Wang, Y. N. Zhang, R. Q. Wu, L. Z. Sun, D. S. Xu, and Z. D. Zhang, Understanding strong magnetostriction in Fe(100-x)Ga(x) alloys, *Sci. Rep.* **3**, 3521 (2013).
- [30] Z. Yin, H. Luo, P. Wang, and G. Xu, Growth, characterization and properties of relaxor ferroelectric PMN-PT single crystals, *Ferroelectrics* **229**, 207 (1999).
- [31] S. Yang, C. Park, K. Cho, and S. Priya, Self-biased magnetoelectric response in three-phase laminates, *J. Appl. Phys.* **108**, 093706 (2010).
- [32] H. C. Xuan, L. Y. Wang, Y. X. Zheng, Y. L. Li, Q. Q. Cao, S. Y. Chen, D. H. Wang, Z. G. Huang, and Y. W. Du, Electric field control of magnetism without magnetic bias field in the Ni/Pb(Mg<sub>1/3</sub>Nb<sub>2/3</sub>)O<sub>3</sub>-PbTiO<sub>3</sub>/Ni composite, *Appl. Phys. Lett.* **99**, 032509 (2011).
- [33] Y. Zhou, S. Chul Yang, D. J. Apo, D. Maurya, and S. Priya, Tunable self-biased magnetoelectric response in homogeneous laminates, *Appl. Phys. Lett.* **101**, 232905 (2012).
- [34] P. K. Dixon and L. Wu, Broadband digital lock-in amplifier techniques, *Rev. Sci. Instrum.* **60**, 3329 (1989).
- [35] See Supplemental Material at <http://link.aps.org/supplemental/10.1103/PhysRevApplied.12.054062> for additional experimental results.
- [36] B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, Proposal for an all-spin logic device with built-in memory, *Nat. Nanotechnol.* **5**, 266 (2010).